projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[ARC] Add deep packet inspection instructions for nps
[deliverable/binutils-gdb.git] / opcodes / arc-opc.c
CommitLineData
252b5132 1/* Opcode table for the ARC.
6f2750fe 2 Copyright (C) 1994-2016 Free Software Foundation, Inc.
886a2506
NC		 3
4 Contributed by Claudiu Zissulescu (claziss@synopsys.com)
bcee8eb8 5
9b201bb5
NC		 6 This file is part of libopcodes.
7
8 This library is free software; you can redistribute it and/or modify
252b5132 9 it under the terms of the GNU General Public License as published by
9b201bb5 10 the Free Software Foundation; either version 3, or (at your option)
252b5132
RH		 11 any later version.
12
9b201bb5
NC		 13 It is distributed in the hope that it will be useful, but WITHOUT
14 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
16 License for more details.
252b5132
RH		 17
18 You should have received a copy of the GNU General Public License
0d2bcfaf 19 along with this program; if not, write to the Free Software Foundation,
f4321104 20 Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
252b5132 21
5bd67f35 22#include "sysdep.h"
252b5132 23#include <stdio.h>
d943fe33 24#include "bfd.h"
252b5132 25#include "opcode/arc.h"
47b0e7ad 26#include "opintl.h"
886a2506 27#include "libiberty.h"
252b5132 28
e23e8ebe
AB		 29/* ARC NPS400 Support: The ARC NPS400 core is an ARC700 with some custom
30 instructions. Support for this target is available when binutils is
31 configured and built for the 'arc*-mellanox-*-*' target. As far as
32 possible all ARC NPS400 features are built into all ARC target builds as
33 this reduces the chances that regressions might creep in. */
34
886a2506
NC		 35/* Insert RB register into a 32-bit opcode. */
36static unsigned
37insert_rb (unsigned insn,
38 int value,
39 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 40{
886a2506
NC		 41 return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);
42}
0d2bcfaf 43
886a2506
NC		 44static int
45extract_rb (unsigned insn ATTRIBUTE_UNUSED,
46 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47{
48 int value = (((insn >> 12) & 0x07) << 3) | ((insn >> 24) & 0x07);
0d2bcfaf 49
886a2506
NC		 50 if (value == 0x3e && invalid)
51 *invalid = TRUE; /* A limm operand, it should be extracted in a
52 different way. */
252b5132 53
886a2506
NC		 54 return value;
55}
252b5132 56
886a2506
NC		 57static unsigned
58insert_rad (unsigned insn,
59 int value,
60 const char **errmsg ATTRIBUTE_UNUSED)
61{
62 if (value & 0x01)
63 *errmsg = _("Improper register value.");
0d2bcfaf 64
886a2506
NC		 65 return insn | (value & 0x3F);
66}
0d2bcfaf 67
886a2506
NC		 68static unsigned
69insert_rcd (unsigned insn,
70 int value,
71 const char **errmsg ATTRIBUTE_UNUSED)
72{
73 if (value & 0x01)
74 *errmsg = _("Improper register value.");
0d2bcfaf 75
886a2506
NC		 76 return insn | ((value & 0x3F) << 6);
77}
252b5132 78
886a2506 79/* Dummy insert ZERO operand function. */
252b5132 80
886a2506
NC		 81static unsigned
82insert_za (unsigned insn,
83 int value,
84 const char **errmsg)
85{
86 if (value)
87 *errmsg = _("operand is not zero");
88 return insn;
89}
252b5132 90
886a2506
NC		 91/* Insert Y-bit in bbit/br instructions. This function is called only
92 when solving fixups. */
252b5132 93
886a2506
NC		 94static unsigned
95insert_Ybit (unsigned insn,
96 int value,
97 const char **errmsg ATTRIBUTE_UNUSED)
98{
99 if (value > 0)
100 insn |= 0x08;
252b5132 101
886a2506
NC		 102 return insn;
103}
252b5132 104
886a2506
NC		 105/* Insert Y-bit in bbit/br instructions. This function is called only
106 when solving fixups. */
252b5132 107
886a2506
NC		 108static unsigned
109insert_NYbit (unsigned insn,
110 int value,
111 const char **errmsg ATTRIBUTE_UNUSED)
112{
113 if (value < 0)
114 insn |= 0x08;
0d2bcfaf 115
886a2506
NC		 116 return insn;
117}
252b5132 118
886a2506 119/* Insert H register into a 16-bit opcode. */
252b5132 120
886a2506
NC		 121static unsigned
122insert_rhv1 (unsigned insn,
123 int value,
124 const char **errmsg ATTRIBUTE_UNUSED)
125{
126 return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x07);
127}
252b5132 128
886a2506
NC		 129static int
130extract_rhv1 (unsigned insn ATTRIBUTE_UNUSED,
131 bfd_boolean * invalid ATTRIBUTE_UNUSED)
132{
133 int value = 0;
252b5132 134
886a2506
NC		 135 return value;
136}
252b5132 137
886a2506 138/* Insert H register into a 16-bit opcode. */
252b5132 139
886a2506
NC		 140static unsigned
141insert_rhv2 (unsigned insn,
142 int value,
143 const char **errmsg)
0d2bcfaf 144{
886a2506
NC		 145 if (value == 0x1E)
146 *errmsg =
147 _("Register R30 is a limm indicator for this type of instruction.");
148 return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x03);
149}
252b5132 150
886a2506
NC		 151static int
152extract_rhv2 (unsigned insn ATTRIBUTE_UNUSED,
153 bfd_boolean * invalid ATTRIBUTE_UNUSED)
154{
155 int value = ((insn >> 5) & 0x07) | ((insn & 0x03) << 3);
0d2bcfaf 156
886a2506
NC		 157 return value;
158}
0d2bcfaf 159
886a2506
NC		 160static unsigned
161insert_r0 (unsigned insn,
162 int value,
163 const char **errmsg ATTRIBUTE_UNUSED)
164{
165 if (value != 0)
166 *errmsg = _("Register must be R0.");
47b0e7ad
NC		 167 return insn;
168}
252b5132 169
886a2506
NC		 170static int
171extract_r0 (unsigned insn ATTRIBUTE_UNUSED,
172 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 173{
886a2506 174 return 0;
47b0e7ad 175}
252b5132 176
252b5132 177
886a2506
NC		 178static unsigned
179insert_r1 (unsigned insn,
180 int value,
181 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 182{
886a2506
NC		 183 if (value != 1)
184 *errmsg = _("Register must be R1.");
47b0e7ad 185 return insn;
252b5132
RH		 186}
187
886a2506
NC		 188static int
189extract_r1 (unsigned insn ATTRIBUTE_UNUSED,
190 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 191{
886a2506 192 return 1;
252b5132
RH		 193}
194
886a2506
NC		 195static unsigned
196insert_r2 (unsigned insn,
197 int value,
198 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 199{
886a2506
NC		 200 if (value != 2)
201 *errmsg = _("Register must be R2.");
47b0e7ad 202 return insn;
252b5132
RH		 203}
204
886a2506
NC		 205static int
206extract_r2 (unsigned insn ATTRIBUTE_UNUSED,
207 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 208{
886a2506 209 return 2;
252b5132
RH		 210}
211
886a2506
NC		 212static unsigned
213insert_r3 (unsigned insn,
214 int value,
215 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 216{
886a2506
NC		 217 if (value != 3)
218 *errmsg = _("Register must be R3.");
47b0e7ad 219 return insn;
0d2bcfaf
NC		 220}
221
886a2506
NC		 222static int
223extract_r3 (unsigned insn ATTRIBUTE_UNUSED,
224 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 225{
886a2506 226 return 3;
0d2bcfaf
NC		 227}
228
886a2506
NC		 229static unsigned
230insert_sp (unsigned insn,
231 int value,
232 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 233{
886a2506
NC		 234 if (value != 28)
235 *errmsg = _("Register must be SP.");
252b5132
RH		 236 return insn;
237}
238
886a2506
NC		 239static int
240extract_sp (unsigned insn ATTRIBUTE_UNUSED,
241 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 242{
886a2506 243 return 28;
0d2bcfaf
NC		 244}
245
886a2506
NC		 246static unsigned
247insert_gp (unsigned insn,
248 int value,
249 const char **errmsg ATTRIBUTE_UNUSED)
0d2bcfaf 250{
886a2506
NC		 251 if (value != 26)
252 *errmsg = _("Register must be GP.");
253 return insn;
0d2bcfaf
NC		 254}
255
886a2506
NC		 256static int
257extract_gp (unsigned insn ATTRIBUTE_UNUSED,
258 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 259{
886a2506 260 return 26;
0d2bcfaf
NC		 261}
262
886a2506
NC		 263static unsigned
264insert_pcl (unsigned insn,
265 int value,
266 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 267{
886a2506
NC		 268 if (value != 63)
269 *errmsg = _("Register must be PCL.");
252b5132
RH		 270 return insn;
271}
272
886a2506
NC		 273static int
274extract_pcl (unsigned insn ATTRIBUTE_UNUSED,
275 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 276{
886a2506 277 return 63;
0d2bcfaf
NC		 278}
279
886a2506
NC		 280static unsigned
281insert_blink (unsigned insn,
282 int value,
283 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 284{
886a2506
NC		 285 if (value != 31)
286 *errmsg = _("Register must be BLINK.");
252b5132
RH		 287 return insn;
288}
289
886a2506
NC		 290static int
291extract_blink (unsigned insn ATTRIBUTE_UNUSED,
292 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 293{
886a2506 294 return 31;
0d2bcfaf
NC		 295}
296
886a2506
NC		 297static unsigned
298insert_ilink1 (unsigned insn,
299 int value,
300 const char **errmsg ATTRIBUTE_UNUSED)
0d2bcfaf 301{
886a2506
NC		 302 if (value != 29)
303 *errmsg = _("Register must be ILINK1.");
252b5132
RH		 304 return insn;
305}
306
886a2506
NC		 307static int
308extract_ilink1 (unsigned insn ATTRIBUTE_UNUSED,
309 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 310{
886a2506 311 return 29;
252b5132
RH		 312}
313
886a2506
NC		 314static unsigned
315insert_ilink2 (unsigned insn,
316 int value,
317 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 318{
886a2506
NC		 319 if (value != 30)
320 *errmsg = _("Register must be ILINK2.");
252b5132
RH		 321 return insn;
322}
323
886a2506
NC		 324static int
325extract_ilink2 (unsigned insn ATTRIBUTE_UNUSED,
326 bfd_boolean * invalid ATTRIBUTE_UNUSED)
327{
328 return 30;
329}
252b5132 330
886a2506
NC		 331static unsigned
332insert_ras (unsigned insn,
333 int value,
334 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 335{
886a2506 336 switch (value)
0d2bcfaf 337 {
886a2506
NC		 338 case 0:
339 case 1:
340 case 2:
341 case 3:
342 insn |= value;
343 break;
344 case 12:
345 case 13:
346 case 14:
347 case 15:
348 insn |= (value - 8);
349 break;
350 default:
351 *errmsg = _("Register must be either r0-r3 or r12-r15.");
352 break;
0d2bcfaf 353 }
252b5132
RH		 354 return insn;
355}
252b5132 356
886a2506
NC		 357static int
358extract_ras (unsigned insn ATTRIBUTE_UNUSED,
359 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 360{
886a2506
NC		 361 int value = insn & 0x07;
362 if (value > 3)
363 return (value + 8);
364 else
365 return value;
47b0e7ad
NC		 366}
367
886a2506
NC		 368static unsigned
369insert_rbs (unsigned insn,
370 int value,
371 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 372{
886a2506 373 switch (value)
47b0e7ad 374 {
886a2506
NC		 375 case 0:
376 case 1:
377 case 2:
378 case 3:
379 insn |= value << 8;
380 break;
381 case 12:
382 case 13:
383 case 14:
384 case 15:
385 insn |= ((value - 8)) << 8;
386 break;
387 default:
388 *errmsg = _("Register must be either r0-r3 or r12-r15.");
389 break;
47b0e7ad 390 }
886a2506 391 return insn;
252b5132
RH		 392}
393
886a2506
NC		 394static int
395extract_rbs (unsigned insn ATTRIBUTE_UNUSED,
396 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 397{
886a2506
NC		 398 int value = (insn >> 8) & 0x07;
399 if (value > 3)
400 return (value + 8);
401 else
402 return value;
403}
252b5132 404
886a2506
NC		 405static unsigned
406insert_rcs (unsigned insn,
407 int value,
408 const char **errmsg ATTRIBUTE_UNUSED)
409{
410 switch (value)
252b5132 411 {
886a2506
NC		 412 case 0:
413 case 1:
414 case 2:
415 case 3:
416 insn |= value << 5;
417 break;
418 case 12:
419 case 13:
420 case 14:
421 case 15:
422 insn |= ((value - 8)) << 5;
423 break;
424 default:
425 *errmsg = _("Register must be either r0-r3 or r12-r15.");
426 break;
252b5132 427 }
886a2506
NC		 428 return insn;
429}
47b0e7ad 430
886a2506
NC		 431static int
432extract_rcs (unsigned insn ATTRIBUTE_UNUSED,
433 bfd_boolean * invalid ATTRIBUTE_UNUSED)
434{
435 int value = (insn >> 5) & 0x07;
436 if (value > 3)
437 return (value + 8);
252b5132 438 else
886a2506
NC		 439 return value;
440}
47b0e7ad 441
886a2506
NC		 442static unsigned
443insert_simm3s (unsigned insn,
444 int value,
445 const char **errmsg ATTRIBUTE_UNUSED)
446{
447 int tmp = 0;
448 switch (value)
47b0e7ad 449 {
886a2506
NC		 450 case -1:
451 tmp = 0x07;
47b0e7ad 452 break;
886a2506
NC		 453 case 0:
454 tmp = 0x00;
455 break;
456 case 1:
457 tmp = 0x01;
47b0e7ad 458 break;
886a2506
NC		 459 case 2:
460 tmp = 0x02;
47b0e7ad 461 break;
886a2506
NC		 462 case 3:
463 tmp = 0x03;
464 break;
465 case 4:
466 tmp = 0x04;
467 break;
468 case 5:
469 tmp = 0x05;
470 break;
471 case 6:
472 tmp = 0x06;
473 break;
474 default:
475 *errmsg = _("Accepted values are from -1 to 6.");
47b0e7ad
NC		 476 break;
477 }
478
886a2506
NC		 479 insn |= tmp << 8;
480 return insn;
47b0e7ad
NC		 481}
482
886a2506
NC		 483static int
484extract_simm3s (unsigned insn ATTRIBUTE_UNUSED,
485 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 486{
886a2506
NC		 487 int value = (insn >> 8) & 0x07;
488 if (value == 7)
489 return -1;
47b0e7ad 490 else
886a2506 491 return value;
47b0e7ad
NC		 492}
493
886a2506
NC		 494static unsigned
495insert_rrange (unsigned insn,
496 int value,
497 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 498{
886a2506
NC		 499 int reg1 = (value >> 16) & 0xFFFF;
500 int reg2 = value & 0xFFFF;
501 if (reg1 != 13)
502 {
503 *errmsg = _("First register of the range should be r13.");
504 return insn;
505 }
506 if (reg2 < 13 || reg2 > 26)
507 {
508 *errmsg = _("Last register of the range doesn't fit.");
509 return insn;
510 }
511 insn |= ((reg2 - 12) & 0x0F) << 1;
512 return insn;
47b0e7ad
NC		 513}
514
886a2506
NC		 515static int
516extract_rrange (unsigned insn ATTRIBUTE_UNUSED,
517 bfd_boolean * invalid ATTRIBUTE_UNUSED)
518{
519 return (insn >> 1) & 0x0F;
520}
47b0e7ad 521
886a2506
NC		 522static unsigned
523insert_fpel (unsigned insn,
524 int value,
525 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 526{
886a2506
NC		 527 if (value != 27)
528 {
529 *errmsg = _("Invalid register number, should be fp.");
530 return insn;
531 }
47b0e7ad 532
886a2506
NC		 533 insn |= 0x0100;
534 return insn;
47b0e7ad
NC		 535}
536
886a2506
NC		 537static int
538extract_fpel (unsigned insn ATTRIBUTE_UNUSED,
539 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 540{
886a2506 541 return (insn & 0x0100) ? 27 : -1;
47b0e7ad
NC		 542}
543
886a2506
NC		 544static unsigned
545insert_blinkel (unsigned insn,
546 int value,
547 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 548{
886a2506 549 if (value != 31)
47b0e7ad 550 {
886a2506
NC		 551 *errmsg = _("Invalid register number, should be blink.");
552 return insn;
47b0e7ad 553 }
47b0e7ad 554
886a2506
NC		 555 insn |= 0x0200;
556 return insn;
47b0e7ad
NC		 557}
558
886a2506
NC		 559static int
560extract_blinkel (unsigned insn ATTRIBUTE_UNUSED,
561 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 562{
886a2506
NC		 563 return (insn & 0x0200) ? 31 : -1;
564}
47b0e7ad 565
886a2506
NC		 566static unsigned
567insert_pclel (unsigned insn,
568 int value,
569 const char **errmsg ATTRIBUTE_UNUSED)
570{
571 if (value != 63)
47b0e7ad 572 {
886a2506
NC		 573 *errmsg = _("Invalid register number, should be pcl.");
574 return insn;
47b0e7ad 575 }
47b0e7ad 576
886a2506
NC		 577 insn |= 0x0400;
578 return insn;
579}
47b0e7ad 580
886a2506
NC		 581static int
582extract_pclel (unsigned insn ATTRIBUTE_UNUSED,
583 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 584{
886a2506 585 return (insn & 0x0400) ? 63 : -1;
47b0e7ad 586}
47b0e7ad 587
886a2506
NC		 588#define INSERT_W6
589/* mask = 00000000000000000000111111000000
590 insn = 00011bbb000000000BBBwwwwwwDaaZZ1. */
591static unsigned
592insert_w6 (unsigned insn ATTRIBUTE_UNUSED,
593 int value ATTRIBUTE_UNUSED,
594 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 595{
886a2506 596 insn |= ((value >> 0) & 0x003f) << 6;
47b0e7ad 597
886a2506
NC		 598 return insn;
599}
47b0e7ad 600
886a2506
NC		 601#define EXTRACT_W6
602/* mask = 00000000000000000000111111000000. */
603static int
604extract_w6 (unsigned insn ATTRIBUTE_UNUSED,
605 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 606{
886a2506 607 unsigned value = 0;
47b0e7ad 608
886a2506 609 value |= ((insn >> 6) & 0x003f) << 0;
47b0e7ad 610
886a2506
NC		 611 return value;
612}
47b0e7ad 613
886a2506
NC		 614#define INSERT_G_S
615/* mask = 0000011100022000
616 insn = 01000ggghhhGG0HH. */
617static unsigned
618insert_g_s (unsigned insn ATTRIBUTE_UNUSED,
619 int value ATTRIBUTE_UNUSED,
620 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 621{
886a2506
NC		 622 insn |= ((value >> 0) & 0x0007) << 8;
623 insn |= ((value >> 3) & 0x0003) << 3;
252b5132 624
886a2506
NC		 625 return insn;
626}
252b5132 627
886a2506
NC		 628#define EXTRACT_G_S
629/* mask = 0000011100022000. */
630static int
631extract_g_s (unsigned insn ATTRIBUTE_UNUSED,
632 bfd_boolean * invalid ATTRIBUTE_UNUSED)
633{
634 int value = 0;
252b5132 635
886a2506
NC		 636 value |= ((insn >> 8) & 0x0007) << 0;
637 value |= ((insn >> 3) & 0x0003) << 3;
252b5132 638
886a2506
NC		 639 /* Extend the sign. */
640 int signbit = 1 << (6 - 1);
641 value = (value ^ signbit) - signbit;
252b5132 642
886a2506 643 return value;
252b5132
RH		 644}
645
e23e8ebe
AB		 646/* ARC NPS400 Support: See comment near head of file. */
647static unsigned
648insert_nps_3bit_dst (unsigned insn ATTRIBUTE_UNUSED,
649 int value ATTRIBUTE_UNUSED,
650 const char **errmsg ATTRIBUTE_UNUSED)
651{
652 switch (value)
653 {
654 case 0:
655 case 1:
656 case 2:
657 case 3:
658 insn |= value << 24;
659 break;
660 case 12:
661 case 13:
662 case 14:
663 case 15:
664 insn |= (value - 8) << 24;
665 break;
666 default:
667 *errmsg = _("Register must be either r0-r3 or r12-r15.");
668 break;
669 }
670 return insn;
671}
672
673static int
674extract_nps_3bit_dst (unsigned insn ATTRIBUTE_UNUSED,
675 bfd_boolean * invalid ATTRIBUTE_UNUSED)
676{
677 int value = (insn >> 24) & 0x07;
678 if (value > 3)
679 return (value + 8);
680 else
681 return value;
682}
683
4eb6f892
AB		 684static unsigned
685insert_nps_3bit_dst_short (unsigned insn ATTRIBUTE_UNUSED,
686 int value ATTRIBUTE_UNUSED,
687 const char **errmsg ATTRIBUTE_UNUSED)
688{
689 switch (value)
690 {
691 case 0:
692 case 1:
693 case 2:
694 case 3:
695 insn |= value << 8;
696 break;
697 case 12:
698 case 13:
699 case 14:
700 case 15:
701 insn |= (value - 8) << 8;
702 break;
703 default:
704 *errmsg = _("Register must be either r0-r3 or r12-r15.");
705 break;
706 }
707 return insn;
708}
709
710static int
711extract_nps_3bit_dst_short (unsigned insn ATTRIBUTE_UNUSED,
712 bfd_boolean * invalid ATTRIBUTE_UNUSED)
713{
714 int value = (insn >> 8) & 0x07;
715 if (value > 3)
716 return (value + 8);
717 else
718 return value;
719}
720
e23e8ebe
AB		 721static unsigned
722insert_nps_3bit_src2 (unsigned insn ATTRIBUTE_UNUSED,
723 int value ATTRIBUTE_UNUSED,
724 const char **errmsg ATTRIBUTE_UNUSED)
725{
726 switch (value)
727 {
728 case 0:
729 case 1:
730 case 2:
731 case 3:
732 insn |= value << 21;
733 break;
734 case 12:
735 case 13:
736 case 14:
737 case 15:
738 insn |= (value - 8) << 21;
739 break;
740 default:
741 *errmsg = _("Register must be either r0-r3 or r12-r15.");
742 break;
743 }
744 return insn;
745}
746
747static int
748extract_nps_3bit_src2 (unsigned insn ATTRIBUTE_UNUSED,
749 bfd_boolean * invalid ATTRIBUTE_UNUSED)
750{
751 int value = (insn >> 21) & 0x07;
752 if (value > 3)
753 return (value + 8);
754 else
755 return value;
756}
757
4eb6f892
AB		 758static unsigned
759insert_nps_3bit_src2_short (unsigned insn ATTRIBUTE_UNUSED,
760 int value ATTRIBUTE_UNUSED,
761 const char **errmsg ATTRIBUTE_UNUSED)
762{
763 switch (value)
764 {
765 case 0:
766 case 1:
767 case 2:
768 case 3:
769 insn |= value << 5;
770 break;
771 case 12:
772 case 13:
773 case 14:
774 case 15:
775 insn |= (value - 8) << 5;
776 break;
777 default:
778 *errmsg = _("Register must be either r0-r3 or r12-r15.");
779 break;
780 }
781 return insn;
782}
783
784static int
785extract_nps_3bit_src2_short (unsigned insn ATTRIBUTE_UNUSED,
786 bfd_boolean * invalid ATTRIBUTE_UNUSED)
787{
788 int value = (insn >> 5) & 0x07;
789 if (value > 3)
790 return (value + 8);
791 else
792 return value;
793}
794
820f03ff
AB		 795static unsigned
796insert_nps_bitop_size_2b (unsigned insn ATTRIBUTE_UNUSED,
797 int value ATTRIBUTE_UNUSED,
798 const char **errmsg ATTRIBUTE_UNUSED)
799{
800 switch (value)
801 {
802 case 1:
803 value = 0;
804 break;
805 case 2:
806 value = 1;
807 break;
808 case 4:
809 value = 2;
810 break;
811 case 8:
812 value = 3;
813 break;
814 default:
815 value = 0;
816 *errmsg = _("Invalid size, should be 1, 2, 4, or 8.");
817 break;
818 }
819
820 insn |= value << 10;
821 return insn;
822}
823
824static int
825extract_nps_bitop_size_2b (unsigned insn ATTRIBUTE_UNUSED,
826 bfd_boolean * invalid ATTRIBUTE_UNUSED)
827{
828 return 1 << ((insn >> 10) & 0x3);
829}
830
831static unsigned
832insert_nps_bitop_uimm8 (unsigned insn ATTRIBUTE_UNUSED,
833 int value ATTRIBUTE_UNUSED,
834 const char **errmsg ATTRIBUTE_UNUSED)
835{
836 insn |= ((value >> 5) & 7) << 12;
837 insn |= (value & 0x1f);
838 return insn;
839}
840
841static int
842extract_nps_bitop_uimm8 (unsigned insn ATTRIBUTE_UNUSED,
843 bfd_boolean * invalid ATTRIBUTE_UNUSED)
844{
845 return (((insn >> 12) & 0x7) << 5) | (insn & 0x1f);
846}
847
848static unsigned
849insert_nps_rflt_uimm6 (unsigned insn ATTRIBUTE_UNUSED,
850 int value ATTRIBUTE_UNUSED,
851 const char **errmsg ATTRIBUTE_UNUSED)
852{
853 switch (value)
854 {
855 case 1:
856 case 2:
857 case 4:
858 break;
859
860 default:
861 *errmsg = _("invalid immediate, must be 1, 2, or 4");
862 value = 0;
863 }
864
865 insn |= (value << 6);
866 return insn;
867}
868
869static int
870extract_nps_rflt_uimm6 (unsigned insn ATTRIBUTE_UNUSED,
871 bfd_boolean * invalid ATTRIBUTE_UNUSED)
872{
873 return (insn >> 6) & 0x3f;
874}
875
876static unsigned
877insert_nps_dst_pos_and_size (unsigned insn ATTRIBUTE_UNUSED,
878 int value ATTRIBUTE_UNUSED,
879 const char **errmsg ATTRIBUTE_UNUSED)
880{
881 insn |= ((value & 0x1f) | (((32 - value - 1) & 0x1f) << 10));
882 return insn;
883}
884
885static int
886extract_nps_dst_pos_and_size (unsigned insn ATTRIBUTE_UNUSED,
887 bfd_boolean * invalid ATTRIBUTE_UNUSED)
888{
889 return (insn & 0x1f);
890}
891
4b0c052e
AB		 892static unsigned
893insert_nps_cmem_uimm16 (unsigned insn ATTRIBUTE_UNUSED,
894 int value ATTRIBUTE_UNUSED,
895 const char **errmsg ATTRIBUTE_UNUSED)
896{
897 int top = (value >> 16) & 0xffff;
898 if (top != 0x0 && top != NPS_CMEM_HIGH_VALUE)
899 *errmsg = _("invalid value for CMEM ld/st immediate");
900 insn |= (value & 0xffff);
901 return insn;
902}
903
904static int
905extract_nps_cmem_uimm16 (unsigned insn ATTRIBUTE_UNUSED,
906 bfd_boolean * invalid ATTRIBUTE_UNUSED)
907{
908 return (NPS_CMEM_HIGH_VALUE << 16) | (insn & 0xffff);
909}
910
537aefaf
AB		 911#define MAKE_SRC_POS_INSERT_EXTRACT_FUNCS(NAME,SHIFT) \
912static unsigned \
913insert_nps_##NAME##_pos (unsigned insn ATTRIBUTE_UNUSED, \
914 int value ATTRIBUTE_UNUSED, \
915 const char **errmsg ATTRIBUTE_UNUSED) \
916{ \
917 switch (value) \
918 { \
919 case 0: \
920 case 8: \
921 case 16: \
922 case 24: \
923 value = value / 8; \
924 break; \
925 default: \
926 *errmsg = _("Invalid position, should be 0, 8, 16, or 24."); \
927 value = 0; \
928 } \
929 insn |= (value << SHIFT); \
930 return insn; \
931} \
932 \
933static int \
934extract_nps_##NAME##_pos (unsigned insn ATTRIBUTE_UNUSED, \
935 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
936{ \
937 return ((insn >> SHIFT) & 0x3) * 8; \
938}
939
940MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src2, 12)
941MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src1, 10)
942
9ba75c88 943#define MAKE_BIAS_INSERT_EXTRACT_FUNCS(NAME,LOWER,UPPER,BITS,BIAS,SHIFT)\
537aefaf 944static unsigned \
9ba75c88
GM		 945insert_nps_##NAME (unsigned insn ATTRIBUTE_UNUSED, \
946 int value ATTRIBUTE_UNUSED, \
947 const char **errmsg ATTRIBUTE_UNUSED) \
537aefaf 948 { \
9ba75c88 949 if (value < LOWER || value > UPPER) \
537aefaf
AB		 950 { \
951 *errmsg = _("Invalid size, value must be " \
952 #LOWER " to " #UPPER "."); \
953 return insn; \
954 } \
955 value -= BIAS; \
956 insn |= (value << SHIFT); \
957 return insn; \
958 } \
959 \
960static int \
9ba75c88
GM		 961extract_nps_##NAME (unsigned insn ATTRIBUTE_UNUSED, \
962 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
537aefaf
AB		 963{ \
964 return ((insn >> SHIFT) & ((1 << BITS) - 1)) + BIAS; \
965}
966
9ba75c88
GM		 967MAKE_BIAS_INSERT_EXTRACT_FUNCS(addb_size,2,32,5,1,5)
968MAKE_BIAS_INSERT_EXTRACT_FUNCS(andb_size,1,32,5,1,5)
969MAKE_BIAS_INSERT_EXTRACT_FUNCS(fxorb_size,8,32,5,8,5)
970MAKE_BIAS_INSERT_EXTRACT_FUNCS(wxorb_size,16,32,5,16,5)
971MAKE_BIAS_INSERT_EXTRACT_FUNCS(bitop_size,1,32,5,1,10)
972MAKE_BIAS_INSERT_EXTRACT_FUNCS(qcmp_size,1,8,3,1,9)
973MAKE_BIAS_INSERT_EXTRACT_FUNCS(bitop1_size,1,32,5,1,20)
974MAKE_BIAS_INSERT_EXTRACT_FUNCS(bitop2_size,1,32,5,1,25)
975MAKE_BIAS_INSERT_EXTRACT_FUNCS(hash_width,1,32,5,1,6)
976MAKE_BIAS_INSERT_EXTRACT_FUNCS(hash_len,1,8,3,1,2)
977MAKE_BIAS_INSERT_EXTRACT_FUNCS(index3,4,7,2,4,0)
537aefaf
AB		 978
979static int
980extract_nps_qcmp_m3 (unsigned insn ATTRIBUTE_UNUSED,
981 bfd_boolean * invalid ATTRIBUTE_UNUSED)
982{
983 int m3 = (insn >> 5) & 0xf;
984 if (m3 == 0xf)
985 *invalid = TRUE;
986 return m3;
987}
988
989static int
990extract_nps_qcmp_m2 (unsigned insn ATTRIBUTE_UNUSED,
991 bfd_boolean * invalid ATTRIBUTE_UNUSED)
992{
993 bfd_boolean tmp_invalid = FALSE;
994 int m2 = (insn >> 15) & 0x1;
995 int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);
996
997 if (m2 == 0 && m3 == 0xf)
998 *invalid = TRUE;
999 return m2;
1000}
1001
1002static int
1003extract_nps_qcmp_m1 (unsigned insn ATTRIBUTE_UNUSED,
1004 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1005{
1006 bfd_boolean tmp_invalid = FALSE;
1007 int m1 = (insn >> 14) & 0x1;
1008 int m2 = extract_nps_qcmp_m2 (insn, &tmp_invalid);
1009 int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);
1010
1011 if (m1 == 0 && m2 == 0 && m3 == 0xf)
1012 *invalid = TRUE;
1013 return m1;
1014}
1015
1016static unsigned
1017insert_nps_calc_entry_size (unsigned insn ATTRIBUTE_UNUSED,
1018 int value ATTRIBUTE_UNUSED,
1019 const char **errmsg ATTRIBUTE_UNUSED)
1020{
1021 unsigned pwr;
1022
1023 if (value < 1 || value > 256)
1024 {
1025 *errmsg = _("value out of range 1 - 256");
1026 return 0;
1027 }
1028
1029 for (pwr = 0; (value & 1) == 0; value >>= 1)
1030 ++pwr;
1031
1032 if (value != 1)
1033 {
1034 *errmsg = _("value must be power of 2");
1035 return 0;
1036 }
1037
1038 return insn | (pwr << 8);
1039}
1040
1041static int
1042extract_nps_calc_entry_size (unsigned insn ATTRIBUTE_UNUSED,
1043 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1044{
1045 unsigned entry_size = (insn >> 8) & 0xf;
1046 return 1 << entry_size;
1047}
1048
4eb6f892
AB		 1049static unsigned
1050insert_nps_bitop_mod4_msb (unsigned insn ATTRIBUTE_UNUSED,
1051 int value ATTRIBUTE_UNUSED,
1052 const char **errmsg ATTRIBUTE_UNUSED)
1053{
1054 return insn | ((value & 0x2) << 30);
1055}
1056
1057static int
1058extract_nps_bitop_mod4_msb (unsigned insn ATTRIBUTE_UNUSED,
1059 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1060{
1061 return (insn >> 30) & 0x2;
1062}
1063
1064static unsigned
1065insert_nps_bitop_mod4_lsb (unsigned insn ATTRIBUTE_UNUSED,
1066 int value ATTRIBUTE_UNUSED,
1067 const char **errmsg ATTRIBUTE_UNUSED)
1068{
1069 return insn | ((value & 0x1) << 15);
1070}
1071
1072static int
1073extract_nps_bitop_mod4_lsb (unsigned insn ATTRIBUTE_UNUSED,
1074 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1075{
1076 return (insn >> 15) & 0x1;
1077}
1078
1079static unsigned
1080insert_nps_bitop_dst_pos3_pos4 (unsigned insn ATTRIBUTE_UNUSED,
1081 int value ATTRIBUTE_UNUSED,
1082 const char **errmsg ATTRIBUTE_UNUSED)
1083{
1084 return insn | (value << 10) | (value << 5);
1085}
1086
1087static int
1088extract_nps_bitop_dst_pos3_pos4 (unsigned insn ATTRIBUTE_UNUSED,
1089 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1090{
1091 if (((insn >> 10) & 0x1f) != ((insn >> 5) & 0x1f))
1092 *invalid = TRUE;
1093 return ((insn >> 5) & 0x1f);
1094}
1095
1096static unsigned
1097insert_nps_bitop_ins_ext (unsigned insn ATTRIBUTE_UNUSED,
1098 int value ATTRIBUTE_UNUSED,
1099 const char **errmsg ATTRIBUTE_UNUSED)
1100{
1101 if (value < 0 || value > 28)
1102 *errmsg = _("Value must be in the range 0 to 28");
1103 return insn | (value << 20);
1104}
1105
1106static int
1107extract_nps_bitop_ins_ext (unsigned insn ATTRIBUTE_UNUSED,
1108 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1109{
1110 int value = (insn >> 20) & 0x1f;
1111 if (value > 28)
1112 *invalid = TRUE;
1113 return value;
1114}
1115
14053c19
GM		 1116#define MAKE_1BASED_INSERT_EXTRACT_FUNCS(NAME,SHIFT,UPPER,BITS) \
1117static unsigned \
1118insert_nps_##NAME (unsigned insn ATTRIBUTE_UNUSED, \
1119 int value ATTRIBUTE_UNUSED, \
1120 const char **errmsg ATTRIBUTE_UNUSED) \
1121{ \
1122 if (value < 1 || value > UPPER) \
1123 *errmsg = _("Value must be in the range 1 to " #UPPER); \
1124 if (value == UPPER) \
1125 value = 0; \
1126 return insn | (value << SHIFT); \
1127} \
1128 \
1129static int \
1130extract_nps_##NAME (unsigned insn ATTRIBUTE_UNUSED, \
1131 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
1132{ \
1133 int value = (insn >> SHIFT) & ((1 << BITS) - 1); \
1134 if (value == 0) \
1135 value = UPPER; \
1136 return value; \
1137}
1138
1139MAKE_1BASED_INSERT_EXTRACT_FUNCS(field_size, 6, 8, 3)
1140MAKE_1BASED_INSERT_EXTRACT_FUNCS(shift_factor, 9, 8, 3)
1141MAKE_1BASED_INSERT_EXTRACT_FUNCS(bits_to_scramble, 12, 8, 3)
1142MAKE_1BASED_INSERT_EXTRACT_FUNCS(bdlen_max_len, 5, 256, 8)
1143
1144static unsigned
1145insert_nps_min_hofs (unsigned insn ATTRIBUTE_UNUSED,
1146 int value ATTRIBUTE_UNUSED,
1147 const char **errmsg ATTRIBUTE_UNUSED)
1148{
1149 if (value < 0 || value > 240)
1150 *errmsg = _("Value must be in the range 0 to 240");
1151 if ((value % 16) != 0)
1152 *errmsg = _("Value must be a multiple of 16");
1153 value = value / 16;
1154 return insn | (value << 6);
1155}
1156
1157static int
1158extract_nps_min_hofs (unsigned insn ATTRIBUTE_UNUSED,
1159 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1160{
1161 int value = (insn >> 6) & 0xF;
1162 return value * 16;
1163}
1164
886a2506
NC		 1165/* Include the generic extract/insert functions. Order is important
1166 as some of the functions present in the .h may be disabled via
1167 defines. */
1168#include "arc-fxi.h"
252b5132 1169
886a2506 1170/* The flag operands table.
252b5132 1171
886a2506
NC		 1172 The format of the table is
1173 NAME CODE BITS SHIFT FAVAIL. */
1174const struct arc_flag_operand arc_flag_operands[] =
1175{
1176#define F_NULL 0
1177 { 0, 0, 0, 0, 0},
1178#define F_ALWAYS (F_NULL + 1)
1179 { "al", 0, 0, 0, 0 },
1180#define F_RA (F_ALWAYS + 1)
1181 { "ra", 0, 0, 0, 0 },
1182#define F_EQUAL (F_RA + 1)
1183 { "eq", 1, 5, 0, 1 },
1184#define F_ZERO (F_EQUAL + 1)
1185 { "z", 1, 5, 0, 0 },
1186#define F_NOTEQUAL (F_ZERO + 1)
1187 { "ne", 2, 5, 0, 1 },
1188#define F_NOTZERO (F_NOTEQUAL + 1)
1189 { "nz", 2, 5, 0, 0 },
1190#define F_POZITIVE (F_NOTZERO + 1)
1191 { "p", 3, 5, 0, 1 },
1192#define F_PL (F_POZITIVE + 1)
1193 { "pl", 3, 5, 0, 0 },
1194#define F_NEGATIVE (F_PL + 1)
1195 { "n", 4, 5, 0, 1 },
1196#define F_MINUS (F_NEGATIVE + 1)
1197 { "mi", 4, 5, 0, 0 },
1198#define F_CARRY (F_MINUS + 1)
1199 { "c", 5, 5, 0, 1 },
1200#define F_CARRYSET (F_CARRY + 1)
1201 { "cs", 5, 5, 0, 0 },
1202#define F_LOWER (F_CARRYSET + 1)
1203 { "lo", 5, 5, 0, 0 },
1204#define F_CARRYCLR (F_LOWER + 1)
1205 { "cc", 6, 5, 0, 0 },
1206#define F_NOTCARRY (F_CARRYCLR + 1)
1207 { "nc", 6, 5, 0, 1 },
1208#define F_HIGHER (F_NOTCARRY + 1)
1209 { "hs", 6, 5, 0, 0 },
1210#define F_OVERFLOWSET (F_HIGHER + 1)
1211 { "vs", 7, 5, 0, 0 },
1212#define F_OVERFLOW (F_OVERFLOWSET + 1)
1213 { "v", 7, 5, 0, 1 },
1214#define F_NOTOVERFLOW (F_OVERFLOW + 1)
1215 { "nv", 8, 5, 0, 1 },
1216#define F_OVERFLOWCLR (F_NOTOVERFLOW + 1)
1217 { "vc", 8, 5, 0, 0 },
1218#define F_GT (F_OVERFLOWCLR + 1)
1219 { "gt", 9, 5, 0, 1 },
1220#define F_GE (F_GT + 1)
1221 { "ge", 10, 5, 0, 1 },
1222#define F_LT (F_GE + 1)
1223 { "lt", 11, 5, 0, 1 },
1224#define F_LE (F_LT + 1)
1225 { "le", 12, 5, 0, 1 },
1226#define F_HI (F_LE + 1)
1227 { "hi", 13, 5, 0, 1 },
1228#define F_LS (F_HI + 1)
1229 { "ls", 14, 5, 0, 1 },
1230#define F_PNZ (F_LS + 1)
1231 { "pnz", 15, 5, 0, 1 },
1232
1233 /* FLAG. */
1234#define F_FLAG (F_PNZ + 1)
1235 { "f", 1, 1, 15, 1 },
1236#define F_FFAKE (F_FLAG + 1)
1237 { "f", 0, 0, 0, 1 },
1238
1239 /* Delay slot. */
1240#define F_ND (F_FFAKE + 1)
1241 { "nd", 0, 1, 5, 0 },
1242#define F_D (F_ND + 1)
1243 { "d", 1, 1, 5, 1 },
1244#define F_DFAKE (F_D + 1)
1245 { "d", 0, 0, 0, 1 },
1246
1247 /* Data size. */
1248#define F_SIZEB1 (F_DFAKE + 1)
1249 { "b", 1, 2, 1, 1 },
1250#define F_SIZEB7 (F_SIZEB1 + 1)
1251 { "b", 1, 2, 7, 1 },
1252#define F_SIZEB17 (F_SIZEB7 + 1)
1253 { "b", 1, 2, 17, 1 },
1254#define F_SIZEW1 (F_SIZEB17 + 1)
1255 { "w", 2, 2, 1, 0 },
1256#define F_SIZEW7 (F_SIZEW1 + 1)
1257 { "w", 2, 2, 7, 0 },
1258#define F_SIZEW17 (F_SIZEW7 + 1)
1259 { "w", 2, 2, 17, 0 },
1260
1261 /* Sign extension. */
1262#define F_SIGN6 (F_SIZEW17 + 1)
1263 { "x", 1, 1, 6, 1 },
1264#define F_SIGN16 (F_SIGN6 + 1)
1265 { "x", 1, 1, 16, 1 },
1266#define F_SIGNX (F_SIGN16 + 1)
1267 { "x", 0, 0, 0, 1 },
1268
1269 /* Address write-back modes. */
1270#define F_A3 (F_SIGNX + 1)
1271 { "a", 1, 2, 3, 0 },
1272#define F_A9 (F_A3 + 1)
1273 { "a", 1, 2, 9, 0 },
1274#define F_A22 (F_A9 + 1)
1275 { "a", 1, 2, 22, 0 },
1276#define F_AW3 (F_A22 + 1)
1277 { "aw", 1, 2, 3, 1 },
1278#define F_AW9 (F_AW3 + 1)
1279 { "aw", 1, 2, 9, 1 },
1280#define F_AW22 (F_AW9 + 1)
1281 { "aw", 1, 2, 22, 1 },
1282#define F_AB3 (F_AW22 + 1)
1283 { "ab", 2, 2, 3, 1 },
1284#define F_AB9 (F_AB3 + 1)
1285 { "ab", 2, 2, 9, 1 },
1286#define F_AB22 (F_AB9 + 1)
1287 { "ab", 2, 2, 22, 1 },
1288#define F_AS3 (F_AB22 + 1)
1289 { "as", 3, 2, 3, 1 },
1290#define F_AS9 (F_AS3 + 1)
1291 { "as", 3, 2, 9, 1 },
1292#define F_AS22 (F_AS9 + 1)
1293 { "as", 3, 2, 22, 1 },
1294#define F_ASFAKE (F_AS22 + 1)
1295 { "as", 0, 0, 0, 1 },
1296
1297 /* Cache bypass. */
1298#define F_DI5 (F_ASFAKE + 1)
1299 { "di", 1, 1, 5, 1 },
1300#define F_DI11 (F_DI5 + 1)
1301 { "di", 1, 1, 11, 1 },
1302#define F_DI15 (F_DI11 + 1)
1303 { "di", 1, 1, 15, 1 },
1304
1305 /* ARCv2 specific. */
1306#define F_NT (F_DI15 + 1)
1307 { "nt", 0, 1, 3, 1},
1308#define F_T (F_NT + 1)
1309 { "t", 1, 1, 3, 1},
1310#define F_H1 (F_T + 1)
1311 { "h", 2, 2, 1, 1 },
1312#define F_H7 (F_H1 + 1)
1313 { "h", 2, 2, 7, 1 },
1314#define F_H17 (F_H7 + 1)
1315 { "h", 2, 2, 17, 1 },
1316
1317 /* Fake Flags. */
1318#define F_NE (F_H17 + 1)
1319 { "ne", 0, 0, 0, 1 },
e23e8ebe
AB		 1320
1321 /* ARC NPS400 Support: See comment near head of file. */
1322#define F_NPS_CL (F_NE + 1)
1323 { "cl", 0, 0, 0, 1 },
1324
1325#define F_NPS_FLAG (F_NPS_CL + 1)
1326 { "f", 1, 1, 20, 1 },
820f03ff
AB		 1327
1328#define F_NPS_R (F_NPS_FLAG + 1)
1329 { "r", 1, 1, 15, 1 },
a42a4f84
AB		 1330
1331#define F_NPS_RW (F_NPS_R + 1)
1332 { "rw", 0, 1, 7, 1 },
1333
1334#define F_NPS_RD (F_NPS_RW + 1)
1335 { "rd", 1, 1, 7, 1 },
1336
1337#define F_NPS_WFT (F_NPS_RD + 1)
1338 { "wft", 0, 0, 0, 1 },
1339
1340#define F_NPS_IE1 (F_NPS_WFT + 1)
1341 { "ie1", 1, 2, 8, 1 },
1342
1343#define F_NPS_IE2 (F_NPS_IE1 + 1)
1344 { "ie2", 2, 2, 8, 1 },
1345
1346#define F_NPS_IE12 (F_NPS_IE2 + 1)
1347 { "ie12", 3, 2, 8, 1 },
1348
1349#define F_NPS_SYNC_RD (F_NPS_IE12 + 1)
1350 { "rd", 0, 1, 6, 1 },
1351
1352#define F_NPS_SYNC_WR (F_NPS_SYNC_RD + 1)
1353 { "wr", 1, 1, 6, 1 },
1354
1355#define F_NPS_HWS_OFF (F_NPS_SYNC_WR + 1)
1356 { "off", 0, 0, 0, 1 },
1357
1358#define F_NPS_HWS_RESTORE (F_NPS_HWS_OFF + 1)
1359 { "restore", 0, 0, 0, 1 },
1360
537aefaf
AB		 1361#define F_NPS_SX (F_NPS_HWS_RESTORE + 1)
1362 { "sx", 1, 1, 14, 1 },
1363
1364#define F_NPS_AR (F_NPS_SX + 1)
1365 { "ar", 0, 1, 0, 1 },
1366
1367#define F_NPS_AL (F_NPS_AR + 1)
1368 { "al", 1, 1, 0, 1 },
14053c19
GM		 1369
1370#define F_NPS_S (F_NPS_AL + 1)
1371 { "s", 0, 0, 0, 1 },
1372
1373#define F_NPS_ZNCV_RD (F_NPS_S + 1)
1374 { "rd", 0, 1, 15, 1 },
1375
1376#define F_NPS_ZNCV_WR (F_NPS_ZNCV_RD + 1)
1377 { "wr", 1, 1, 15, 1 },
9ba75c88
GM		 1378
1379#define F_NPS_P0 (F_NPS_ZNCV_WR + 1)
1380 { "p0", 0, 0, 0, 1 },
1381
1382#define F_NPS_P1 (F_NPS_P0 + 1)
1383 { "p1", 0, 0, 0, 1 },
1384
1385#define F_NPS_P2 (F_NPS_P1 + 1)
1386 { "p2", 0, 0, 0, 1 },
1387
1388#define F_NPS_P3 (F_NPS_P2 + 1)
1389 { "p3", 0, 0, 0, 1 },
886a2506 1390};
252b5132 1391
886a2506 1392const unsigned arc_num_flag_operands = ARRAY_SIZE (arc_flag_operands);
252b5132 1393
886a2506 1394/* Table of the flag classes.
252b5132 1395
886a2506
NC		 1396 The format of the table is
1397 CLASS {FLAG_CODE}. */
1398const struct arc_flag_class arc_flag_classes[] =
1399{
1400#define C_EMPTY 0
1ae8ab47 1401 { F_CLASS_NONE, { F_NULL } },
886a2506
NC		 1402
1403#define C_CC (C_EMPTY + 1)
d9eca1df 1404 { F_CLASS_OPTIONAL | F_CLASS_EXTEND | F_CLASS_COND,
f36e33da
CZ		 1405 { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL,
1406 F_NOTZERO, F_POZITIVE, F_PL, F_NEGATIVE, F_MINUS,
1407 F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
1408 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW,
1409 F_NOTOVERFLOW, F_OVERFLOWCLR, F_GT, F_GE, F_LT,
1410 F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
886a2506
NC		 1411
1412#define C_AA_ADDR3 (C_CC + 1)
1413#define C_AA27 (C_CC + 1)
1ae8ab47 1414 { F_CLASS_OPTIONAL, { F_A3, F_AW3, F_AB3, F_AS3, F_NULL } },
886a2506
NC		 1415#define C_AA_ADDR9 (C_AA_ADDR3 + 1)
1416#define C_AA21 (C_AA_ADDR3 + 1)
1ae8ab47 1417 { F_CLASS_OPTIONAL, { F_A9, F_AW9, F_AB9, F_AS9, F_NULL } },
886a2506
NC		 1418#define C_AA_ADDR22 (C_AA_ADDR9 + 1)
1419#define C_AA8 (C_AA_ADDR9 + 1)
1ae8ab47 1420 { F_CLASS_OPTIONAL, { F_A22, F_AW22, F_AB22, F_AS22, F_NULL } },
886a2506
NC		 1421
1422#define C_F (C_AA_ADDR22 + 1)
1ae8ab47 1423 { F_CLASS_OPTIONAL, { F_FLAG, F_NULL } },
886a2506 1424#define C_FHARD (C_F + 1)
1ae8ab47 1425 { F_CLASS_OPTIONAL, { F_FFAKE, F_NULL } },
886a2506
NC		 1426
1427#define C_T (C_FHARD + 1)
1ae8ab47 1428 { F_CLASS_OPTIONAL, { F_NT, F_T, F_NULL } },
886a2506 1429#define C_D (C_T + 1)
1ae8ab47 1430 { F_CLASS_OPTIONAL, { F_ND, F_D, F_NULL } },
886a2506
NC		 1431
1432#define C_DHARD (C_D + 1)
1ae8ab47 1433 { F_CLASS_OPTIONAL, { F_DFAKE, F_NULL } },
886a2506
NC		 1434
1435#define C_DI20 (C_DHARD + 1)
1ae8ab47 1436 { F_CLASS_OPTIONAL, { F_DI11, F_NULL }},
886a2506 1437#define C_DI16 (C_DI20 + 1)
1ae8ab47 1438 { F_CLASS_OPTIONAL, { F_DI15, F_NULL }},
886a2506 1439#define C_DI26 (C_DI16 + 1)
1ae8ab47 1440 { F_CLASS_OPTIONAL, { F_DI5, F_NULL }},
886a2506
NC		 1441
1442#define C_X25 (C_DI26 + 1)
1ae8ab47 1443 { F_CLASS_OPTIONAL, { F_SIGN6, F_NULL }},
886a2506 1444#define C_X15 (C_X25 + 1)
1ae8ab47 1445 { F_CLASS_OPTIONAL, { F_SIGN16, F_NULL }},
886a2506
NC		 1446#define C_XHARD (C_X15 + 1)
1447#define C_X (C_X15 + 1)
1ae8ab47 1448 { F_CLASS_OPTIONAL, { F_SIGNX, F_NULL }},
886a2506
NC		 1449
1450#define C_ZZ13 (C_X + 1)
1ae8ab47 1451 { F_CLASS_OPTIONAL, { F_SIZEB17, F_SIZEW17, F_H17, F_NULL}},
886a2506 1452#define C_ZZ23 (C_ZZ13 + 1)
1ae8ab47 1453 { F_CLASS_OPTIONAL, { F_SIZEB7, F_SIZEW7, F_H7, F_NULL}},
886a2506 1454#define C_ZZ29 (C_ZZ23 + 1)
1ae8ab47 1455 { F_CLASS_OPTIONAL, { F_SIZEB1, F_SIZEW1, F_H1, F_NULL}},
886a2506
NC		 1456
1457#define C_AS (C_ZZ29 + 1)
1ae8ab47 1458 { F_CLASS_OPTIONAL, { F_ASFAKE, F_NULL}},
886a2506
NC		 1459
1460#define C_NE (C_AS + 1)
1ae8ab47 1461 { F_CLASS_OPTIONAL, { F_NE, F_NULL}},
e23e8ebe
AB		 1462
1463 /* ARC NPS400 Support: See comment near head of file. */
1464#define C_NPS_CL (C_NE + 1)
1465 { F_CLASS_REQUIRED, { F_NPS_CL, F_NULL}},
1466
1467#define C_NPS_F (C_NPS_CL + 1)
1468 { F_CLASS_OPTIONAL, { F_NPS_FLAG, F_NULL}},
820f03ff
AB		 1469
1470#define C_NPS_R (C_NPS_F + 1)
1471 { F_CLASS_OPTIONAL, { F_NPS_R, F_NULL}},
a42a4f84
AB		 1472
1473#define C_NPS_SCHD_RW (C_NPS_R + 1)
1474 { F_CLASS_REQUIRED, { F_NPS_RW, F_NPS_RD, F_NULL}},
1475
1476#define C_NPS_SCHD_TRIG (C_NPS_SCHD_RW + 1)
1477 { F_CLASS_REQUIRED, { F_NPS_WFT, F_NULL}},
1478
1479#define C_NPS_SCHD_IE (C_NPS_SCHD_TRIG + 1)
1480 { F_CLASS_OPTIONAL, { F_NPS_IE1, F_NPS_IE2, F_NPS_IE12, F_NULL}},
1481
1482#define C_NPS_SYNC (C_NPS_SCHD_IE + 1)
1483 { F_CLASS_REQUIRED, { F_NPS_SYNC_RD, F_NPS_SYNC_WR, F_NULL}},
1484
1485#define C_NPS_HWS_OFF (C_NPS_SYNC + 1)
1486 { F_CLASS_REQUIRED, { F_NPS_HWS_OFF, F_NULL}},
1487
1488#define C_NPS_HWS_RESTORE (C_NPS_HWS_OFF + 1)
1489 { F_CLASS_REQUIRED, { F_NPS_HWS_RESTORE, F_NULL}},
1490
537aefaf
AB		 1491#define C_NPS_SX (C_NPS_HWS_RESTORE + 1)
1492 { F_CLASS_OPTIONAL, { F_NPS_SX, F_NULL}},
1493
1494#define C_NPS_AR_AL (C_NPS_SX + 1)
1495 { F_CLASS_REQUIRED, { F_NPS_AR, F_NPS_AL, F_NULL}},
14053c19
GM		 1496
1497#define C_NPS_S (C_NPS_AR_AL + 1)
1498 { F_CLASS_REQUIRED, { F_NPS_S, F_NULL}},
1499
1500#define C_NPS_ZNCV (C_NPS_S + 1)
1501 { F_CLASS_REQUIRED, { F_NPS_ZNCV_RD, F_NPS_ZNCV_WR, F_NULL}},
9ba75c88
GM		 1502
1503#define C_NPS_P0 (C_NPS_ZNCV + 1)
1504 { F_CLASS_REQUIRED, { F_NPS_P0, F_NULL }},
1505
1506#define C_NPS_P1 (C_NPS_P0 + 1)
1507 { F_CLASS_REQUIRED, { F_NPS_P1, F_NULL }},
1508
1509#define C_NPS_P2 (C_NPS_P1 + 1)
1510 { F_CLASS_REQUIRED, { F_NPS_P2, F_NULL }},
1511
1512#define C_NPS_P3 (C_NPS_P2 + 1)
1513 { F_CLASS_REQUIRED, { F_NPS_P3, F_NULL }},
886a2506 1514};
252b5132 1515
b99747ae
CZ		 1516const unsigned char flags_none[] = { 0 };
1517const unsigned char flags_f[] = { C_F };
1518const unsigned char flags_cc[] = { C_CC };
1519const unsigned char flags_ccf[] = { C_CC, C_F };
1520
886a2506 1521/* The operands table.
252b5132 1522
886a2506 1523 The format of the operands table is:
47b0e7ad 1524
886a2506
NC		 1525 BITS SHIFT DEFAULT_RELOC FLAGS INSERT_FUN EXTRACT_FUN. */
1526const struct arc_operand arc_operands[] =
0d2bcfaf 1527{
886a2506
NC		 1528 /* The fields are bits, shift, insert, extract, flags. The zero
1529 index is used to indicate end-of-list. */
1530#define UNUSED 0
1531 { 0, 0, 0, 0, 0, 0 },
4eb6f892
AB		 1532
1533#define IGNORED (UNUSED + 1)
1534 { 0, 0, 0, ARC_OPERAND_IGNORE | ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, 0, 0 },
1535
886a2506
NC		 1536 /* The plain integer register fields. Used by 32 bit
1537 instructions. */
4eb6f892 1538#define RA (IGNORED + 1)
886a2506
NC		 1539 { 6, 0, 0, ARC_OPERAND_IR, 0, 0 },
1540#define RB (RA + 1)
1541 { 6, 12, 0, ARC_OPERAND_IR, insert_rb, extract_rb },
1542#define RC (RB + 1)
1543 { 6, 6, 0, ARC_OPERAND_IR, 0, 0 },
1544#define RBdup (RC + 1)
1545 { 6, 12, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rb, extract_rb },
1546
1547#define RAD (RBdup + 1)
1548 { 6, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rad, 0 },
1549#define RCD (RAD + 1)
1550 { 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rcd, 0 },
1551
1552 /* The plain integer register fields. Used by short
1553 instructions. */
1554#define RA16 (RCD + 1)
1555#define RA_S (RCD + 1)
1556 { 4, 0, 0, ARC_OPERAND_IR, insert_ras, extract_ras },
1557#define RB16 (RA16 + 1)
1558#define RB_S (RA16 + 1)
1559 { 4, 8, 0, ARC_OPERAND_IR, insert_rbs, extract_rbs },
1560#define RB16dup (RB16 + 1)
1561#define RB_Sdup (RB16 + 1)
1562 { 4, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rbs, extract_rbs },
1563#define RC16 (RB16dup + 1)
1564#define RC_S (RB16dup + 1)
1565 { 4, 5, 0, ARC_OPERAND_IR, insert_rcs, extract_rcs },
1566#define R6H (RC16 + 1) /* 6bit register field 'h' used
1567 by V1 cpus. */
1568 { 6, 5, 0, ARC_OPERAND_IR, insert_rhv1, extract_rhv1 },
1569#define R5H (R6H + 1) /* 5bit register field 'h' used
1570 by V2 cpus. */
1571#define RH_S (R6H + 1) /* 5bit register field 'h' used
1572 by V2 cpus. */
1573 { 5, 5, 0, ARC_OPERAND_IR, insert_rhv2, extract_rhv2 },
1574#define R5Hdup (R5H + 1)
1575#define RH_Sdup (R5H + 1)
1576 { 5, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE,
1577 insert_rhv2, extract_rhv2 },
1578
1579#define RG (R5Hdup + 1)
1580#define G_S (R5Hdup + 1)
1581 { 5, 5, 0, ARC_OPERAND_IR, insert_g_s, extract_g_s },
1582
1583 /* Fix registers. */
1584#define R0 (RG + 1)
1585#define R0_S (RG + 1)
1586 { 0, 0, 0, ARC_OPERAND_IR, insert_r0, extract_r0 },
1587#define R1 (R0 + 1)
1588#define R1_S (R0 + 1)
1589 { 1, 0, 0, ARC_OPERAND_IR, insert_r1, extract_r1 },
1590#define R2 (R1 + 1)
1591#define R2_S (R1 + 1)
1592 { 2, 0, 0, ARC_OPERAND_IR, insert_r2, extract_r2 },
1593#define R3 (R2 + 1)
1594#define R3_S (R2 + 1)
1595 { 2, 0, 0, ARC_OPERAND_IR, insert_r3, extract_r3 },
8ddf6b2a 1596#define RSP (R3 + 1)
886a2506
NC		 1597#define SP_S (R3 + 1)
1598 { 5, 0, 0, ARC_OPERAND_IR, insert_sp, extract_sp },
8ddf6b2a
CZ		 1599#define SPdup (RSP + 1)
1600#define SP_Sdup (RSP + 1)
886a2506
NC		 1601 { 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_sp, extract_sp },
1602#define GP (SPdup + 1)
1603#define GP_S (SPdup + 1)
1604 { 5, 0, 0, ARC_OPERAND_IR, insert_gp, extract_gp },
1605
1606#define PCL_S (GP + 1)
1607 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_pcl, extract_pcl },
1608
1609#define BLINK (PCL_S + 1)
1610#define BLINK_S (PCL_S + 1)
1611 { 5, 0, 0, ARC_OPERAND_IR, insert_blink, extract_blink },
1612
1613#define ILINK1 (BLINK + 1)
1614 { 5, 0, 0, ARC_OPERAND_IR, insert_ilink1, extract_ilink1 },
1615#define ILINK2 (ILINK1 + 1)
1616 { 5, 0, 0, ARC_OPERAND_IR, insert_ilink2, extract_ilink2 },
1617
1618 /* Long immediate. */
1619#define LIMM (ILINK2 + 1)
1620#define LIMM_S (ILINK2 + 1)
1621 { 32, 0, BFD_RELOC_ARC_32_ME, ARC_OPERAND_LIMM, insert_limm, 0 },
1622#define LIMMdup (LIMM + 1)
1623 { 32, 0, 0, ARC_OPERAND_LIMM | ARC_OPERAND_DUPLICATE, insert_limm, 0 },
1624
1625 /* Special operands. */
1626#define ZA (LIMMdup + 1)
1627#define ZB (LIMMdup + 1)
1628#define ZA_S (LIMMdup + 1)
1629#define ZB_S (LIMMdup + 1)
1630#define ZC_S (LIMMdup + 1)
1631 { 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0 },
1632
1633#define RRANGE_EL (ZA + 1)
1634 { 4, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK | ARC_OPERAND_TRUNCATE,
1635 insert_rrange, extract_rrange},
1636#define FP_EL (RRANGE_EL + 1)
1637 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1638 insert_fpel, extract_fpel },
1639#define BLINK_EL (FP_EL + 1)
1640 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1641 insert_blinkel, extract_blinkel },
1642#define PCL_EL (BLINK_EL + 1)
1643 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1644 insert_pclel, extract_pclel },
1645
1646 /* Fake operand to handle the T flag. */
1647#define BRAKET (PCL_EL + 1)
1648#define BRAKETdup (PCL_EL + 1)
1649 { 0, 0, 0, ARC_OPERAND_FAKE | ARC_OPERAND_BRAKET, 0, 0 },
1650
1651 /* Fake operand to handle the T flag. */
1652#define FKT_T (BRAKET + 1)
1653 { 1, 3, 0, ARC_OPERAND_FAKE, insert_Ybit, 0 },
1654 /* Fake operand to handle the T flag. */
1655#define FKT_NT (FKT_T + 1)
1656 { 1, 3, 0, ARC_OPERAND_FAKE, insert_NYbit, 0 },
1657
1658 /* UIMM6_20 mask = 00000000000000000000111111000000. */
1659#define UIMM6_20 (FKT_NT + 1)
1660 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_20, extract_uimm6_20},
1661
1662 /* SIMM12_20 mask = 00000000000000000000111111222222. */
1663#define SIMM12_20 (UIMM6_20 + 1)
1664 {12, 0, 0, ARC_OPERAND_SIGNED, insert_simm12_20, extract_simm12_20},
1665
1666 /* SIMM3_5_S mask = 0000011100000000. */
1667#define SIMM3_5_S (SIMM12_20 + 1)
1668 {3, 0, 0, ARC_OPERAND_SIGNED | ARC_OPERAND_NCHK,
1669 insert_simm3s, extract_simm3s},
1670
1671 /* UIMM7_A32_11_S mask = 0000000000011111. */
1672#define UIMM7_A32_11_S (SIMM3_5_S + 1)
1673 {7, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
1674 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm7_a32_11_s,
1675 extract_uimm7_a32_11_s},
1676
1677 /* UIMM7_9_S mask = 0000000001111111. */
1678#define UIMM7_9_S (UIMM7_A32_11_S + 1)
1679 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_9_s, extract_uimm7_9_s},
1680
1681 /* UIMM3_13_S mask = 0000000000000111. */
1682#define UIMM3_13_S (UIMM7_9_S + 1)
1683 {3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_13_s, extract_uimm3_13_s},
1684
1685 /* SIMM11_A32_7_S mask = 0000000111111111. */
1686#define SIMM11_A32_7_S (UIMM3_13_S + 1)
1687 {11, 0, BFD_RELOC_ARC_SDA16_LD2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1688 | ARC_OPERAND_TRUNCATE, insert_simm11_a32_7_s, extract_simm11_a32_7_s},
1689
1690 /* UIMM6_13_S mask = 0000000002220111. */
1691#define UIMM6_13_S (SIMM11_A32_7_S + 1)
1692 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_13_s, extract_uimm6_13_s},
1693 /* UIMM5_11_S mask = 0000000000011111. */
1694#define UIMM5_11_S (UIMM6_13_S + 1)
1695 {5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_IGNORE, insert_uimm5_11_s,
1696 extract_uimm5_11_s},
1697
1698 /* SIMM9_A16_8 mask = 00000000111111102000000000000000. */
1699#define SIMM9_A16_8 (UIMM5_11_S + 1)
1700 {9, 0, -SIMM9_A16_8, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1701 | ARC_OPERAND_PCREL | ARC_OPERAND_TRUNCATE, insert_simm9_a16_8,
1702 extract_simm9_a16_8},
1703
1704 /* UIMM6_8 mask = 00000000000000000000111111000000. */
1705#define UIMM6_8 (SIMM9_A16_8 + 1)
1706 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_8, extract_uimm6_8},
1707
1708 /* SIMM21_A16_5 mask = 00000111111111102222222222000000. */
1709#define SIMM21_A16_5 (UIMM6_8 + 1)
1710 {21, 0, BFD_RELOC_ARC_S21H_PCREL, ARC_OPERAND_SIGNED
1711 | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE,
1712 insert_simm21_a16_5, extract_simm21_a16_5},
1713
1714 /* SIMM25_A16_5 mask = 00000111111111102222222222003333. */
1715#define SIMM25_A16_5 (SIMM21_A16_5 + 1)
1716 {25, 0, BFD_RELOC_ARC_S25H_PCREL, ARC_OPERAND_SIGNED
1717 | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL,
1718 insert_simm25_a16_5, extract_simm25_a16_5},
1719
1720 /* SIMM10_A16_7_S mask = 0000000111111111. */
1721#define SIMM10_A16_7_S (SIMM25_A16_5 + 1)
1722 {10, 0, -SIMM10_A16_7_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1723 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm10_a16_7_s,
1724 extract_simm10_a16_7_s},
1725
1726#define SIMM10_A16_7_Sbis (SIMM10_A16_7_S + 1)
1727 {10, 0, -SIMM10_A16_7_Sbis, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1728 | ARC_OPERAND_TRUNCATE, insert_simm10_a16_7_s, extract_simm10_a16_7_s},
1729
1730 /* SIMM7_A16_10_S mask = 0000000000111111. */
1731#define SIMM7_A16_10_S (SIMM10_A16_7_Sbis + 1)
1732 {7, 0, -SIMM7_A16_10_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1733 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm7_a16_10_s,
1734 extract_simm7_a16_10_s},
1735
1736 /* SIMM21_A32_5 mask = 00000111111111002222222222000000. */
1737#define SIMM21_A32_5 (SIMM7_A16_10_S + 1)
1738 {21, 0, BFD_RELOC_ARC_S21W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1739 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm21_a32_5,
1740 extract_simm21_a32_5},
1741
1742 /* SIMM25_A32_5 mask = 00000111111111002222222222003333. */
1743#define SIMM25_A32_5 (SIMM21_A32_5 + 1)
1744 {25, 0, BFD_RELOC_ARC_S25W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1745 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm25_a32_5,
1746 extract_simm25_a32_5},
1747
1748 /* SIMM13_A32_5_S mask = 0000011111111111. */
1749#define SIMM13_A32_5_S (SIMM25_A32_5 + 1)
1750 {13, 0, BFD_RELOC_ARC_S13_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1751 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a32_5_s,
1752 extract_simm13_a32_5_s},
1753
1754 /* SIMM8_A16_9_S mask = 0000000001111111. */
1755#define SIMM8_A16_9_S (SIMM13_A32_5_S + 1)
1756 {8, 0, -SIMM8_A16_9_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1757 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm8_a16_9_s,
1758 extract_simm8_a16_9_s},
1759
1760 /* UIMM3_23 mask = 00000000000000000000000111000000. */
1761#define UIMM3_23 (SIMM8_A16_9_S + 1)
1762 {3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_23, extract_uimm3_23},
1763
1764 /* UIMM10_6_S mask = 0000001111111111. */
1765#define UIMM10_6_S (UIMM3_23 + 1)
1766 {10, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm10_6_s, extract_uimm10_6_s},
1767
1768 /* UIMM6_11_S mask = 0000002200011110. */
1769#define UIMM6_11_S (UIMM10_6_S + 1)
1770 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_11_s, extract_uimm6_11_s},
1771
1772 /* SIMM9_8 mask = 00000000111111112000000000000000. */
1773#define SIMM9_8 (UIMM6_11_S + 1)
1774 {9, 0, BFD_RELOC_ARC_SDA_LDST, ARC_OPERAND_SIGNED | ARC_OPERAND_IGNORE,
1775 insert_simm9_8, extract_simm9_8},
1776
1777 /* UIMM10_A32_8_S mask = 0000000011111111. */
1778#define UIMM10_A32_8_S (SIMM9_8 + 1)
1779 {10, 0, -UIMM10_A32_8_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
1780 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm10_a32_8_s,
1781 extract_uimm10_a32_8_s},
1782
1783 /* SIMM9_7_S mask = 0000000111111111. */
1784#define SIMM9_7_S (UIMM10_A32_8_S + 1)
1785 {9, 0, BFD_RELOC_ARC_SDA16_LD, ARC_OPERAND_SIGNED, insert_simm9_7_s,
1786 extract_simm9_7_s},
1787
1788 /* UIMM6_A16_11_S mask = 0000000000011111. */
1789#define UIMM6_A16_11_S (SIMM9_7_S + 1)
1790 {6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
1791 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm6_a16_11_s,
1792 extract_uimm6_a16_11_s},
1793
1794 /* UIMM5_A32_11_S mask = 0000020000011000. */
1795#define UIMM5_A32_11_S (UIMM6_A16_11_S + 1)
1796 {5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
1797 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm5_a32_11_s,
1798 extract_uimm5_a32_11_s},
1799
1800 /* SIMM11_A32_13_S mask = 0000022222200111. */
1801#define SIMM11_A32_13_S (UIMM5_A32_11_S + 1)
1802 {11, 0, BFD_RELOC_ARC_SDA16_ST2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1803 | ARC_OPERAND_TRUNCATE, insert_simm11_a32_13_s, extract_simm11_a32_13_s},
1804
1805 /* UIMM7_13_S mask = 0000000022220111. */
1806#define UIMM7_13_S (SIMM11_A32_13_S + 1)
1807 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_13_s, extract_uimm7_13_s},
1808
1809 /* UIMM6_A16_21 mask = 00000000000000000000011111000000. */
1810#define UIMM6_A16_21 (UIMM7_13_S + 1)
1811 {6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
1812 | ARC_OPERAND_TRUNCATE, insert_uimm6_a16_21, extract_uimm6_a16_21},
1813
1814 /* UIMM7_11_S mask = 0000022200011110. */
1815#define UIMM7_11_S (UIMM6_A16_21 + 1)
1816 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_11_s, extract_uimm7_11_s},
1817
1818 /* UIMM7_A16_20 mask = 00000000000000000000111111000000. */
1819#define UIMM7_A16_20 (UIMM7_11_S + 1)
1820 {7, 0, -UIMM7_A16_20, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
1821 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm7_a16_20,
1822 extract_uimm7_a16_20},
1823
1824 /* SIMM13_A16_20 mask = 00000000000000000000111111222222. */
1825#define SIMM13_A16_20 (UIMM7_A16_20 + 1)
1826 {13, 0, -SIMM13_A16_20, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1827 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a16_20,
1828 extract_simm13_a16_20},
1829
1830 /* UIMM8_8_S mask = 0000000011111111. */
1831#define UIMM8_8_S (SIMM13_A16_20 + 1)
1832 {8, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm8_8_s, extract_uimm8_8_s},
1833
1834 /* W6 mask = 00000000000000000000111111000000. */
1835#define W6 (UIMM8_8_S + 1)
1836 {6, 0, 0, ARC_OPERAND_SIGNED, insert_w6, extract_w6},
1837
1838 /* UIMM6_5_S mask = 0000011111100000. */
1839#define UIMM6_5_S (W6 + 1)
1840 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_5_s, extract_uimm6_5_s},
e23e8ebe
AB		 1841
1842 /* ARC NPS400 Support: See comment near head of file. */
1843#define NPS_R_DST_3B (UIMM6_5_S + 1)
1844 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_dst, extract_nps_3bit_dst },
1845
1846#define NPS_R_SRC1_3B (NPS_R_DST_3B + 1)
1847 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_dst, extract_nps_3bit_dst },
1848
1849#define NPS_R_SRC2_3B (NPS_R_SRC1_3B + 1)
1850 { 3, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_src2, extract_nps_3bit_src2 },
1851
1852#define NPS_R_DST (NPS_R_SRC2_3B + 1)
2cce10e7 1853 { 6, 21, 0, ARC_OPERAND_IR, NULL, NULL },
e23e8ebe
AB		 1854
1855#define NPS_R_SRC1 (NPS_R_DST + 1)
2cce10e7 1856 { 6, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL },
e23e8ebe
AB		 1857
1858#define NPS_BITOP_DST_POS (NPS_R_SRC1 + 1)
1859 { 5, 5, 0, ARC_OPERAND_UNSIGNED, 0, 0 },
1860
1861#define NPS_BITOP_SRC_POS (NPS_BITOP_DST_POS + 1)
1862 { 5, 0, 0, ARC_OPERAND_UNSIGNED, 0, 0 },
1863
1864#define NPS_BITOP_SIZE (NPS_BITOP_SRC_POS + 1)
820f03ff 1865 { 5, 10, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop_size, extract_nps_bitop_size },
e23e8ebe 1866
820f03ff
AB		 1867#define NPS_BITOP_DST_POS_SZ (NPS_BITOP_SIZE + 1)
1868 { 5, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_dst_pos_and_size, extract_nps_dst_pos_and_size },
1869
1870#define NPS_BITOP_SIZE_2B (NPS_BITOP_DST_POS_SZ + 1)
1871 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop_size_2b, extract_nps_bitop_size_2b },
1872
1873#define NPS_BITOP_UIMM8 (NPS_BITOP_SIZE_2B + 1)
1874 { 8, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_uimm8, extract_nps_bitop_uimm8 },
1875
1876#define NPS_UIMM16 (NPS_BITOP_UIMM8 + 1)
e23e8ebe 1877 { 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
820f03ff 1878
14053c19
GM		 1879#define NPS_SIMM16 (NPS_UIMM16 + 1)
1880 { 16, 0, 0, ARC_OPERAND_SIGNED, NULL, NULL },
1881
1882#define NPS_RFLT_UIMM6 (NPS_SIMM16 + 1)
820f03ff 1883 { 6, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_rflt_uimm6, extract_nps_rflt_uimm6 },
4b0c052e
AB		 1884
1885#define NPS_XLDST_UIMM16 (NPS_RFLT_UIMM6 + 1)
1886 { 16, 0, BFD_RELOC_ARC_NPS_CMEM16, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_cmem_uimm16, extract_nps_cmem_uimm16 },
537aefaf
AB		 1887
1888#define NPS_SRC2_POS (NPS_XLDST_UIMM16 + 1)
1889 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_src2_pos, extract_nps_src2_pos },
1890
1891#define NPS_SRC1_POS (NPS_SRC2_POS + 1)
1892 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_src1_pos, extract_nps_src1_pos },
1893
1894#define NPS_ADDB_SIZE (NPS_SRC1_POS + 1)
1895 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_addb_size, extract_nps_addb_size },
1896
1897#define NPS_ANDB_SIZE (NPS_ADDB_SIZE + 1)
1898 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_andb_size, extract_nps_andb_size },
1899
1900#define NPS_FXORB_SIZE (NPS_ANDB_SIZE + 1)
1901 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_fxorb_size, extract_nps_fxorb_size },
1902
1903#define NPS_WXORB_SIZE (NPS_FXORB_SIZE + 1)
1904 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_wxorb_size, extract_nps_wxorb_size },
1905
1906#define NPS_R_XLDST (NPS_WXORB_SIZE + 1)
1907 { 6, 5, 0, ARC_OPERAND_IR, NULL, NULL },
1908
1909#define NPS_DIV_UIMM4 (NPS_R_XLDST + 1)
1910 { 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1911
1912#define NPS_QCMP_SIZE (NPS_DIV_UIMM4 + 1)
1913 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_qcmp_size, extract_nps_qcmp_size },
1914
1915#define NPS_QCMP_M1 (NPS_QCMP_SIZE + 1)
1916 { 1, 14, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m1 },
1917
1918#define NPS_QCMP_M2 (NPS_QCMP_M1 + 1)
1919 { 1, 15, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m2 },
1920
1921#define NPS_QCMP_M3 (NPS_QCMP_M2 + 1)
1922 { 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m3 },
1923
1924#define NPS_CALC_ENTRY_SIZE (NPS_QCMP_M3 + 1)
1925 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_calc_entry_size, extract_nps_calc_entry_size },
4eb6f892
AB		 1926
1927#define NPS_R_DST_3B_SHORT (NPS_CALC_ENTRY_SIZE + 1)
1928 { 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_dst_short, extract_nps_3bit_dst_short },
1929
1930#define NPS_R_SRC1_3B_SHORT (NPS_R_DST_3B_SHORT + 1)
1931 { 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_dst_short, extract_nps_3bit_dst_short },
1932
1933#define NPS_R_SRC2_3B_SHORT (NPS_R_SRC1_3B_SHORT + 1)
1934 { 3, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_src2_short, extract_nps_3bit_src2_short },
1935
1936#define NPS_BITOP_SIZE2 (NPS_R_SRC2_3B_SHORT + 1)
1937 { 5, 25, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop2_size, extract_nps_bitop2_size },
1938
1939#define NPS_BITOP_SIZE1 (NPS_BITOP_SIZE2 + 1)
1940 { 5, 20, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop1_size, extract_nps_bitop1_size },
1941
1942#define NPS_BITOP_DST_POS3_POS4 (NPS_BITOP_SIZE1 + 1)
1943 { 5, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_dst_pos3_pos4, extract_nps_bitop_dst_pos3_pos4 },
1944
1945#define NPS_BITOP_DST_POS4 (NPS_BITOP_DST_POS3_POS4 + 1)
1946 { 5, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1947
1948#define NPS_BITOP_DST_POS3 (NPS_BITOP_DST_POS4 + 1)
1949 { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1950
1951#define NPS_BITOP_DST_POS2 (NPS_BITOP_DST_POS3 + 1)
1952 { 5, 15, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1953
1954#define NPS_BITOP_DST_POS1 (NPS_BITOP_DST_POS2 + 1)
1955 { 5, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1956
1957#define NPS_BITOP_SRC_POS4 (NPS_BITOP_DST_POS1 + 1)
1958 { 5, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1959
1960#define NPS_BITOP_SRC_POS3 (NPS_BITOP_SRC_POS4 + 1)
1961 { 5, 20, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1962
1963#define NPS_BITOP_SRC_POS2 (NPS_BITOP_SRC_POS3 + 1)
1964 { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1965
1966#define NPS_BITOP_SRC_POS1 (NPS_BITOP_SRC_POS2 + 1)
1967 { 5, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1968
1969#define NPS_BITOP_MOD4_MSB (NPS_BITOP_SRC_POS1 + 1)
1970 { 2, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_mod4_msb, extract_nps_bitop_mod4_msb },
1971
1972#define NPS_BITOP_MOD4_LSB (NPS_BITOP_MOD4_MSB + 1)
1973 { 2, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_mod4_lsb, extract_nps_bitop_mod4_lsb },
1974
1975#define NPS_BITOP_MOD3 (NPS_BITOP_MOD4_LSB + 1)
1976 { 2, 29, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1977
1978#define NPS_BITOP_MOD2 (NPS_BITOP_MOD3 + 1)
1979 { 2, 27, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1980
1981#define NPS_BITOP_MOD1 (NPS_BITOP_MOD2 + 1)
1982 { 2, 25, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1983
1984#define NPS_BITOP_INS_EXT (NPS_BITOP_MOD1 + 1)
1985 { 5, 20, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_ins_ext, extract_nps_bitop_ins_ext },
14053c19
GM		 1986
1987#define NPS_FIELD_START_POS (NPS_BITOP_INS_EXT + 1)
1988 { 3, 3, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1989
1990#define NPS_FIELD_SIZE (NPS_FIELD_START_POS + 1)
1991 { 3, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_field_size, extract_nps_field_size },
1992
1993#define NPS_SHIFT_FACTOR (NPS_FIELD_SIZE + 1)
1994 { 3, 9, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_shift_factor, extract_nps_shift_factor },
1995
1996#define NPS_BITS_TO_SCRAMBLE (NPS_SHIFT_FACTOR + 1)
1997 { 3, 12, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bits_to_scramble, extract_nps_bits_to_scramble },
1998
1999#define NPS_SRC2_POS_5B (NPS_BITS_TO_SCRAMBLE + 1)
2000 { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2001
2002#define NPS_BDLEN_MAX_LEN (NPS_SRC2_POS_5B + 1)
2003 { 8, 5, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bdlen_max_len, extract_nps_bdlen_max_len },
2004
2005#define NPS_MIN_HOFS (NPS_BDLEN_MAX_LEN + 1)
2006 { 4, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_min_hofs, extract_nps_min_hofs },
2007
2008#define NPS_PSBC (NPS_MIN_HOFS + 1)
2009 { 1, 11, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
9ba75c88
GM		 2010
2011#define NPS_DPI_DST (NPS_PSBC + 1)
2012 { 5, 11, 0, ARC_OPERAND_IR, NULL, NULL },
2013
2014 /* NPS_DPI_SRC1_3B is similar to NPS_R_SRC1_3B but doesn't duplicate an operand */
2015#define NPS_DPI_SRC1_3B (NPS_DPI_DST + 1)
2016 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_dst, extract_nps_3bit_dst },
2017
2018#define NPS_HASH_WIDTH (NPS_DPI_SRC1_3B + 1)
2019 { 5, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_hash_width, extract_nps_hash_width },
2020
2021#define NPS_HASH_PERM (NPS_HASH_WIDTH + 1)
2022 { 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2023
2024#define NPS_HASH_NONLINEAR (NPS_HASH_PERM + 1)
2025 { 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2026
2027#define NPS_HASH_BASEMAT (NPS_HASH_NONLINEAR + 1)
2028 { 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2029
2030#define NPS_HASH_LEN (NPS_HASH_BASEMAT + 1)
2031 { 3, 2, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_hash_len, extract_nps_hash_len },
2032
2033#define NPS_HASH_OFS (NPS_HASH_LEN + 1)
2034 { 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2035
2036#define NPS_HASH_BASEMAT2 (NPS_HASH_OFS + 1)
2037 { 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2038
2039#define NPS_E4BY_INDEX0 (NPS_HASH_BASEMAT2 + 1)
2040 { 3, 8, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2041
2042#define NPS_E4BY_INDEX1 (NPS_E4BY_INDEX0 + 1)
2043 { 3, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2044
2045#define NPS_E4BY_INDEX2 (NPS_E4BY_INDEX1 + 1)
2046 { 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2047
2048#define NPS_E4BY_INDEX3 (NPS_E4BY_INDEX2 + 1)
2049 { 2, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_index3, extract_nps_index3 },
886a2506 2050};
0d2bcfaf 2051
886a2506 2052const unsigned arc_num_operands = ARRAY_SIZE (arc_operands);
0d2bcfaf 2053
886a2506
NC		 2054const unsigned arc_Toperand = FKT_T;
2055const unsigned arc_NToperand = FKT_NT;
47b0e7ad 2056
b99747ae
CZ		 2057const unsigned char arg_none[] = { 0 };
2058const unsigned char arg_32bit_rarbrc[] = { RA, RB, RC };
2059const unsigned char arg_32bit_zarbrc[] = { ZA, RB, RC };
2060const unsigned char arg_32bit_rbrbrc[] = { RB, RBdup, RC };
2061const unsigned char arg_32bit_rarbu6[] = { RA, RB, UIMM6_20 };
2062const unsigned char arg_32bit_zarbu6[] = { ZA, RB, UIMM6_20 };
2063const unsigned char arg_32bit_rbrbu6[] = { RB, RBdup, UIMM6_20 };
2064const unsigned char arg_32bit_rbrbs12[] = { RB, RBdup, SIMM12_20 };
2065const unsigned char arg_32bit_ralimmrc[] = { RA, LIMM, RC };
2066const unsigned char arg_32bit_rarblimm[] = { RA, RB, LIMM };
2067const unsigned char arg_32bit_zalimmrc[] = { ZA, LIMM, RC };
2068const unsigned char arg_32bit_zarblimm[] = { ZA, RB, LIMM };
2069
2070const unsigned char arg_32bit_rbrblimm[] = { RB, RBdup, LIMM };
2071const unsigned char arg_32bit_ralimmu6[] = { RA, LIMM, UIMM6_20 };
2072const unsigned char arg_32bit_zalimmu6[] = { ZA, LIMM, UIMM6_20 };
2073
2074const unsigned char arg_32bit_zalimms12[] = { ZA, LIMM, SIMM12_20 };
2075const unsigned char arg_32bit_ralimmlimm[] = { RA, LIMM, LIMMdup };
2076const unsigned char arg_32bit_zalimmlimm[] = { ZA, LIMM, LIMMdup };
2077
2078const unsigned char arg_32bit_rbrc[] = { RB, RC };
2079const unsigned char arg_32bit_zarc[] = { ZA, RC };
2080const unsigned char arg_32bit_rbu6[] = { RB, UIMM6_20 };
2081const unsigned char arg_32bit_zau6[] = { ZA, UIMM6_20 };
2082const unsigned char arg_32bit_rblimm[] = { RB, LIMM };
2083const unsigned char arg_32bit_zalimm[] = { ZA, LIMM };
2084
2085const unsigned char arg_32bit_limmrc[] = { LIMM, RC };
2086const unsigned char arg_32bit_limmu6[] = { LIMM, UIMM6_20 };
2087const unsigned char arg_32bit_limms12[] = { LIMM, SIMM12_20 };
2088const unsigned char arg_32bit_limmlimm[] = { LIMM, LIMMdup };
2089
945e0f82
CZ		 2090const unsigned char arg_32bit_rc[] = { RC };
2091const unsigned char arg_32bit_u6[] = { UIMM6_20 };
2092const unsigned char arg_32bit_limm[] = { LIMM };
2093
886a2506 2094/* The opcode table.
0d2bcfaf 2095
886a2506 2096 The format of the opcode table is:
0d2bcfaf 2097
1328504b
AB		 2098 NAME OPCODE MASK CPU CLASS SUBCLASS { OPERANDS } { FLAGS }.
2099
2100 The table is organised such that, where possible, all instructions with
2101 the same mnemonic are together in a block. When the assembler searches
2102 for a suitable instruction the entries are checked in table order, so
2103 more specific, or specialised cases should appear earlier in the table.
2104
2105 As an example, consider two instructions 'add a,b,u6' and 'add
2106 a,b,limm'. The first takes a 6-bit immediate that is encoded within the
2107 32-bit instruction, while the second takes a 32-bit immediate that is
2108 encoded in a follow-on 32-bit, making the total instruction length
2109 64-bits. In this case the u6 variant must appear first in the table, as
2110 all u6 immediates could also be encoded using the 'limm' extension,
2111 however, we want to use the shorter instruction wherever possible.
2112
2113 It is possible though to split instructions with the same mnemonic into
2114 multiple groups. However, the instructions are still checked in table
2115 order, even across groups. The only time that instructions with the
2116 same mnemonic should be split into different groups is when different
2117 variants of the instruction appear in different architectures, in which
2118 case, grouping all instructions from a particular architecture together
2119 might be preferable to merging the instruction into the main instruction
2120 table.
2121
2122 An example of this split instruction groups can be found with the 'sync'
2123 instruction. The core arc architecture provides a 'sync' instruction,
2124 while the nps instruction set extension provides 'sync.rd' and
2125 'sync.wr'. The rd/wr flags are instruction flags, not part of the
2126 mnemonic, so we end up with two groups for the sync instruction, the
2127 first within the core arc instruction table, and the second within the
2128 nps extension instructions. */
886a2506 2129const struct arc_opcode arc_opcodes[] =
0d2bcfaf 2130{
886a2506 2131#include "arc-tbl.h"
e23e8ebe 2132#include "arc-nps400-tbl.h"
f2dd8838 2133#include "arc-ext-tbl.h"
0d2bcfaf 2134
b99747ae
CZ		 2135 { NULL, 0, 0, 0, 0, 0, { 0 }, { 0 } }
2136};
252b5132 2137
886a2506
NC		 2138/* List with special cases instructions and the applicable flags. */
2139const struct arc_flag_special arc_flag_special_cases[] =
252b5132 2140{
886a2506
NC		 2141 { "b", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2142 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2143 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2144 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2145 { "bl", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2146 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2147 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2148 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2149 { "br", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2150 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2151 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2152 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2153 { "j", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2154 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2155 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2156 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2157 { "jl", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2158 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2159 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2160 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2161 { "lp", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2162 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2163 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2164 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2165 { "set", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2166 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2167 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2168 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2169 { "ld", { F_SIZEB17, F_SIZEW17, F_H17, F_NULL } },
2170 { "st", { F_SIZEB1, F_SIZEW1, F_H1, F_NULL } }
2171};
252b5132 2172
886a2506 2173const unsigned arc_num_flag_special = ARRAY_SIZE (arc_flag_special_cases);
252b5132 2174
886a2506 2175/* Relocations. */
886a2506
NC		 2176const struct arc_reloc_equiv_tab arc_reloc_equiv[] =
2177{
24b368f8
CZ		 2178 { "sda", "ld", { F_ASFAKE, F_H1, F_NULL },
2179 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2180 { "sda", "st", { F_ASFAKE, F_H1, F_NULL },
2181 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2182 { "sda", "ld", { F_ASFAKE, F_SIZEW7, F_NULL },
2183 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2184 { "sda", "st", { F_ASFAKE, F_SIZEW7, F_NULL },
2185 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2186
2187 /* Next two entries will cover the undefined behavior ldb/stb with
2188 address scaling. */
2189 { "sda", "ld", { F_ASFAKE, F_SIZEB7, F_NULL },
2190 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },
2191 { "sda", "st", { F_ASFAKE, F_SIZEB7, F_NULL },
2192 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST},
2193
2194 { "sda", "ld", { F_ASFAKE, F_NULL },
2195 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },
2196 { "sda", "st", { F_ASFAKE, F_NULL },
2197 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},
2198 { "sda", "ldd", { F_ASFAKE, F_NULL },
2199 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },
2200 { "sda", "std", { F_ASFAKE, F_NULL },
2201 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},
886a2506
NC		 2202
2203 /* Short instructions. */
24b368f8
CZ		 2204 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD, BFD_RELOC_ARC_SDA16_LD },
2205 { "sda", 0, { F_NULL }, -SIMM10_A16_7_Sbis, BFD_RELOC_ARC_SDA16_LD1 },
2206 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD2, BFD_RELOC_ARC_SDA16_LD2 },
2207 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_ST2, BFD_RELOC_ARC_SDA16_ST2 },
2208
2209 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_SDA32_ME },
2210 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },
2211
2212 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S25H_PCREL,
2213 BFD_RELOC_ARC_S25H_PCREL_PLT },
2214 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S21H_PCREL,
2215 BFD_RELOC_ARC_S21H_PCREL_PLT },
2216 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S25W_PCREL,
2217 BFD_RELOC_ARC_S25W_PCREL_PLT },
2218 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S21W_PCREL,
2219 BFD_RELOC_ARC_S21W_PCREL_PLT },
2220
2221 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_PLT32 }
886a2506 2222};
252b5132 2223
886a2506 2224const unsigned arc_num_equiv_tab = ARRAY_SIZE (arc_reloc_equiv);
252b5132 2225
886a2506 2226const struct arc_pseudo_insn arc_pseudo_insns[] =
0d2bcfaf 2227{
886a2506
NC		 2228 { "push", "st", ".aw", 5, { { RC, 0, 0, 0 }, { BRAKET, 1, 0, 1 },
2229 { RB, 1, 28, 2 }, { SIMM9_8, 1, -4, 3 },
2230 { BRAKETdup, 1, 0, 4} } },
2231 { "pop", "ld", ".ab", 5, { { RA, 0, 0, 0 }, { BRAKET, 1, 0, 1 },
2232 { RB, 1, 28, 2 }, { SIMM9_8, 1, 4, 3 },
2233 { BRAKETdup, 1, 0, 4} } },
2234
2235 { "brgt", "brlt", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2236 { SIMM9_A16_8, 0, 0, 2 } } },
2237 { "brgt", "brge", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2238 { SIMM9_A16_8, 0, 0, 2 } } },
2239 { "brgt", "brlt", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2240 { SIMM9_A16_8, 0, 0, 2 } } },
2241 { "brgt", "brlt", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2242 { SIMM9_A16_8, 0, 0, 2 } } },
2243 { "brgt", "brge", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2244 { SIMM9_A16_8, 0, 0, 2 } } },
2245
2246 { "brhi", "brlo", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2247 { SIMM9_A16_8, 0, 0, 2 } } },
2248 { "brhi", "brhs", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2249 { SIMM9_A16_8, 0, 0, 2 } } },
2250 { "brhi", "brlo", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2251 { SIMM9_A16_8, 0, 0, 2 } } },
2252 { "brhi", "brlo", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2253 { SIMM9_A16_8, 0, 0, 2 } } },
2254 { "brhi", "brhs", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2255 { SIMM9_A16_8, 0, 0, 2 } } },
2256
2257 { "brle", "brge", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2258 { SIMM9_A16_8, 0, 0, 2 } } },
2259 { "brle", "brlt", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2260 { SIMM9_A16_8, 0, 0, 2 } } },
2261 { "brle", "brge", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2262 { SIMM9_A16_8, 0, 0, 2 } } },
2263 { "brle", "brge", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2264 { SIMM9_A16_8, 0, 0, 2 } } },
2265 { "brle", "brlt", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2266 { SIMM9_A16_8, 0, 0, 2 } } },
2267
2268 { "brls", "brhs", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2269 { SIMM9_A16_8, 0, 0, 2 } } },
2270 { "brls", "brlo", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2271 { SIMM9_A16_8, 0, 0, 2 } } },
2272 { "brls", "brhs", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2273 { SIMM9_A16_8, 0, 0, 2 } } },
2274 { "brls", "brhs", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2275 { SIMM9_A16_8, 0, 0, 2 } } },
2276 { "brls", "brlo", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2277 { SIMM9_A16_8, 0, 0, 2 } } },
2278};
0d2bcfaf 2279
886a2506
NC		 2280const unsigned arc_num_pseudo_insn =
2281 sizeof (arc_pseudo_insns) / sizeof (*arc_pseudo_insns);
0d2bcfaf 2282
886a2506 2283const struct arc_aux_reg arc_aux_regs[] =
0d2bcfaf 2284{
886a2506 2285#undef DEF
f36e33da
CZ		 2286#define DEF(ADDR, CPU, SUBCLASS, NAME) \
2287 { ADDR, CPU, SUBCLASS, #NAME, sizeof (#NAME)-1 },
0d2bcfaf 2288
886a2506 2289#include "arc-regs.h"
0d2bcfaf 2290
886a2506
NC		 2291#undef DEF
2292};
0d2bcfaf 2293
886a2506 2294const unsigned arc_num_aux_regs = ARRAY_SIZE (arc_aux_regs);
4670103e
CZ		 2295
2296/* NOTE: The order of this array MUST be consistent with 'enum
2297 arc_rlx_types' located in tc-arc.h! */
2298const struct arc_opcode arc_relax_opcodes[] =
2299{
2300 { NULL, 0x0, 0x0, 0x0, ARITH, NONE, { UNUSED }, { 0 } },
2301
2302 /* bl_s s13 11111sssssssssss. */
2303 { "bl_s", 0x0000F800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2304 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2305 { SIMM13_A32_5_S }, { 0 }},
2306
2307 /* bl<.d> s25 00001sssssssss10SSSSSSSSSSNRtttt. */
2308 { "bl", 0x08020000, 0xF8030000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2309 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2310 { SIMM25_A32_5 }, { C_D }},
2311
2312 /* b_s s10 1111000sssssssss. */
2313 { "b_s", 0x0000F000, 0x0000FE00, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2314 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2315 { SIMM10_A16_7_S }, { 0 }},
2316
2317 /* b<.d> s25 00000ssssssssss1SSSSSSSSSSNRtttt. */
2318 { "b", 0x00010000, 0xF8010000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2319 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2320 { SIMM25_A16_5 }, { C_D }},
2321
2322 /* add_s c,b,u3 01101bbbccc00uuu. Wants UIMM3_13_S_PCREL. */
2323 { "add_s", 0x00006800, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2324 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2325 { RC_S, RB_S, UIMM3_13_S }, { 0 }},
2326
2327 /* add<.f> a,b,u6 00100bbb01000000FBBBuuuuuuAAAAAA. Wants
2328 UIMM6_20_PCREL. */
2329 { "add", 0x20400000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2330 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2331 { RA, RB, UIMM6_20 }, { C_F }},
2332
2333 /* add<.f> a,b,limm 00100bbb00000000FBBB111110AAAAAA. */
2334 { "add", 0x20000F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2335 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2336 { RA, RB, LIMM }, { C_F }},
2337
2338 /* ld_s c,b,u7 10000bbbcccuuuuu. Wants UIMM7_A32_11_S_PCREL. */
2339 { "ld_s", 0x00008000, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2340 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2341 { RC_S, BRAKET, RB_S, UIMM7_A32_11_S, BRAKETdup }, { 0 }},
2342
2343 /* ld<.di><.aa><.x><zz> a,b,s9
2344 00010bbbssssssssSBBBDaaZZXAAAAAA. Wants SIMM9_8_PCREL. */
2345 { "ld", 0x10000000, 0xF8000000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2346 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2347 { RA, BRAKET, RB, SIMM9_8, BRAKETdup },
2348 { C_ZZ23, C_DI20, C_AA21, C_X25 }},
2349
2350 /* ld<.di><.aa><.x><zz> a,b,limm 00100bbbaa110ZZXDBBB111110AAAAAA. */
2351 { "ld", 0x20300F80, 0xF8380FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2352 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2353 { RA, BRAKET, RB, LIMM, BRAKETdup },
2354 { C_ZZ13, C_DI16, C_AA8, C_X15 }},
2355
2356 /* mov_s b,u8 11011bbbuuuuuuuu. Wants UIMM8_8_S_PCREL. */
2357 { "mov_s", 0x0000D800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2358 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2359 { RB_S, UIMM8_8_S }, { 0 }},
2360
2361 /* mov<.f> b,s12 00100bbb10001010FBBBssssssSSSSSS. Wants
2362 SIMM12_20_PCREL. */
2363 { "mov", 0x208A0000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2364 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2365 { RB, SIMM12_20 }, { C_F }},
2366
2367 /* mov<.f> b,limm 00100bbb00001010FBBB111110RRRRRR. */
2368 { "mov", 0x200A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2369 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2370 { RB, LIMM }, { C_F }},
2371
2372 /* sub_s c,b,u3 01101bbbccc01uuu. UIMM3_13_S_PCREL. */
2373 { "sub_s", 0x00006808, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2374 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2375 { RC_S, RB_S, UIMM3_13_S }, { 0 }},
2376
2377 /* sub<.f> a,b,u6 00100bbb01000010FBBBuuuuuuAAAAAA.
2378 UIMM6_20_PCREL. */
2379 { "sub", 0x20420000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2380 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2381 { RA, RB, UIMM6_20 }, { C_F }},
2382
2383 /* sub<.f> a,b,limm 00100bbb00000010FBBB111110AAAAAA. */
2384 { "sub", 0x20020F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2385 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2386 { RA, RB, LIMM }, { C_F }},
2387
2388 /* mpy<.f> a,b,u6 00100bbb01011010FBBBuuuuuuAAAAAA.
2389 UIMM6_20_PCREL. */
2390 { "mpy", 0x205A0000, 0xF8FF0000, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM
2391 | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, UIMM6_20 }, { C_F }},
2392
2393 /* mpy<.f> a,b,limm 00100bbb00011010FBBB111110AAAAAA. */
2394 { "mpy", 0x201A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM
2395 | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, LIMM }, { C_F }},
2396
2397 /* mov<.f><.cc> b,u6 00100bbb11001010FBBBuuuuuu1QQQQQ.
2398 UIMM6_20_PCREL. */
2399 { "mov", 0x20CA0020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2400 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2401 { RB, UIMM6_20 }, { C_F, C_CC }},
2402
2403 /* mov<.f><.cc> b,limm 00100bbb11001010FBBB1111100QQQQQ. */
2404 { "mov", 0x20CA0F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2405 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2406 { RB, LIMM }, { C_F, C_CC }},
2407
2408 /* add<.f><.cc> b,b,u6 00100bbb11000000FBBBuuuuuu1QQQQQ.
2409 UIMM6_20_PCREL. */
2410 { "add", 0x20C00020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2411 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2412 { RB, RBdup, UIMM6_20 }, { C_F, C_CC }},
2413
2414 /* add<.f><.cc> b,b,limm 00100bbb11000000FBBB1111100QQQQQ. */
2415 { "add", 0x20C00F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2416 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2417 { RB, RBdup, LIMM }, { C_F, C_CC }}
2418};
2419
2420const unsigned arc_num_relax_opcodes = ARRAY_SIZE (arc_relax_opcodes);
4eb6f892
AB		 2421
2422/* The following instructions are all either 48 or 64 bits long, and
2423 require special handling in the assembler and disassembler.
2424
2425 The first part of each ARC_LONG_OPCODE is the base ARC_OPCODE, this is
2426 either the 16 or 32 bit base instruction, and its opcode list will
2427 always end in a LIMM.
2428
2429 The rest of the ARC_LONG_OPCODE describes how to build the LIMM from the
2430 instruction operands. There are therefore two lists of operands for
2431 each ARC_LONG_OPCODE, the second list contains operands that are merged
2432 into the limm template, in the same way that a standard 32-bit
2433 instruction is built. This generated limm is then added to the list of
2434 tokens that is passed to the standard instruction encoder, along with
2435 the first list of operands (from the base arc_opcode).
2436
2437 The first list of operands then, describes how to build the base
2438 instruction, and includes the 32-bit limm that was previously generated
2439 as the last operand.
2440
2441 In most cases operands are either encoded into the base instruction or
2442 into the limm. When this happens the operand slot will be filled with
2443 an operand identifier in one list, and will be IGNORED in the other
2444 list, this special operand value causes the operand to be ignored,
2445 without being encoded at this point.
2446
2447 However, in some cases, an operand is split between the base instruction
2448 and the 32-bit limm, in this case the operand slot will be filled in
2449 both operand lists (see mov4b for one example of this). */
2450const struct arc_long_opcode arc_long_opcodes[] =
2451 {
2452 /* mrgb - (48 bit instruction). */
2453 { { "mrgb", 0x5803, 0xf81f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B_SHORT, NPS_R_SRC1_3B_SHORT, NPS_R_SRC2_3B_SHORT, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, LIMM }, { 0 }},
2454 0x00000000, 0x80000000, { IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_SRC_POS1, NPS_BITOP_SIZE1, NPS_BITOP_DST_POS2, NPS_BITOP_SRC_POS2, NPS_BITOP_SIZE2 }},
2455
2456 /* mrgb.cl - (48 bit instruction). */
2457 { { "mrgb", 0x5803, 0xf81f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B_SHORT, NPS_R_SRC1_3B_SHORT, NPS_R_SRC2_3B_SHORT, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, LIMM }, { C_NPS_CL }},
2458 0x80000000, 0x80000000, { IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_SRC_POS1, NPS_BITOP_SIZE1, NPS_BITOP_DST_POS2, NPS_BITOP_SRC_POS2, NPS_BITOP_SIZE2 }},
2459
2460 /* mov2b - (48 bit instruction). */
2461 { { "mov2b", 0x5800, 0xf81f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B_SHORT, NPS_R_SRC1_3B_SHORT, NPS_R_SRC2_3B_SHORT, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, LIMM }, { 0 }},
2462 0x00000000, 0x80000000, { IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_MOD1, NPS_BITOP_SRC_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_MOD2, NPS_BITOP_SRC_POS2 }},
2463
2464 /* mov2b.cl - (48 bit instruction). */
2465 { { "mov2b", 0x5800, 0xf81f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B_SHORT, NPS_R_SRC2_3B_SHORT, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, LIMM }, { C_NPS_CL }},
2466 0x80000000, 0x80000000, { IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_MOD1, NPS_BITOP_SRC_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_MOD2, NPS_BITOP_SRC_POS2 }},
2467
2468 /* ext4 - (48 bit instruction). */
2469 { { "ext4b", 0x5801, 0xf81f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B_SHORT, NPS_R_SRC1_3B_SHORT, NPS_R_SRC2_3B_SHORT, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, LIMM }, { 0 }},
2470 0x00000000, 0x80000000, { IGNORED, IGNORED, IGNORED, NPS_BITOP_INS_EXT, NPS_BITOP_SRC_POS1, NPS_BITOP_SRC_POS2, NPS_BITOP_DST_POS1, NPS_BITOP_DST_POS2 }},
2471
2472 /* ext4.cl - (48 bit instruction). */
2473 { { "ext4b", 0x5801, 0xf81f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B_SHORT, NPS_R_SRC2_3B_SHORT, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, LIMM }, { C_NPS_CL }},
2474 0x80000000, 0x80000000, { IGNORED, IGNORED, NPS_BITOP_INS_EXT, NPS_BITOP_SRC_POS1, NPS_BITOP_SRC_POS2, NPS_BITOP_DST_POS1, NPS_BITOP_DST_POS2 }},
2475
2476 /* ins4 - (48 bit instruction). */
2477 { { "ins4b", 0x5802, 0xf81f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B_SHORT, NPS_R_SRC1_3B_SHORT, NPS_R_SRC2_3B_SHORT, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, LIMM }, { 0 }},
2478 0x00000000, 0x80000000, { IGNORED, IGNORED, IGNORED, NPS_BITOP_SRC_POS1, NPS_BITOP_SRC_POS2, NPS_BITOP_DST_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_INS_EXT }},
2479
2480 /* ins4.cl - (48 bit instruction). */
2481 { { "ins4b", 0x5802, 0xf81f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B_SHORT, NPS_R_SRC2_3B_SHORT, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, LIMM }, { C_NPS_CL }},
2482 0x80000000, 0x80000000, { IGNORED, IGNORED, NPS_BITOP_SRC_POS1, NPS_BITOP_SRC_POS2, NPS_BITOP_DST_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_INS_EXT }},
2483
2484 /* mov3b - (64 bit instruction). */
2485 { { "mov3b", 0x58100000, 0xf81f801f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS3_POS4, IGNORED, IGNORED, LIMM }, { 0 }},
2486 0x80000000, 0x80000000, { IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_MOD1, NPS_BITOP_SRC_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_MOD2, NPS_BITOP_SRC_POS2, IGNORED, NPS_BITOP_MOD3, NPS_BITOP_SRC_POS3 }},
2487
2488 /* mov4b - (64 bit instruction). */
2489 { { "mov4b", 0x58100000, 0xf81f0000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC1_3B, NPS_R_SRC2_3B, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS3, IGNORED, IGNORED, NPS_BITOP_DST_POS4, NPS_BITOP_MOD4_LSB, NPS_BITOP_SRC_POS4, LIMM }, { 0 }},
2490 0x00000000, 0x00000000, { IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_MOD1, NPS_BITOP_SRC_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_MOD2, NPS_BITOP_SRC_POS2, IGNORED, NPS_BITOP_MOD3, NPS_BITOP_SRC_POS3, IGNORED, NPS_BITOP_MOD4_MSB, IGNORED}},
2491
2492 /* mov3bcl - (64 bit instruction). */
2493 { { "mov3bcl", 0x58110000, 0xf81f801f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS3_POS4, IGNORED, IGNORED, LIMM }, { 0 }},
2494 0x80000000, 0x80000000, { IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_MOD1, NPS_BITOP_SRC_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_MOD2, NPS_BITOP_SRC_POS2, IGNORED, NPS_BITOP_MOD3, NPS_BITOP_SRC_POS3 }},
2495
2496 /* mov4bcl - (64 bit instruction). */
2497 { { "mov4bcl", 0x58110000, 0xf81f0000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS3, IGNORED, IGNORED, NPS_BITOP_DST_POS4, NPS_BITOP_MOD4_LSB, NPS_BITOP_SRC_POS4, LIMM }, { 0 }},
2498 0x00000000, 0x00000000, { IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_MOD1, NPS_BITOP_SRC_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_MOD2, NPS_BITOP_SRC_POS2, IGNORED, NPS_BITOP_MOD3, NPS_BITOP_SRC_POS3, IGNORED, NPS_BITOP_MOD4_MSB, IGNORED}},
2499
2500 /* mov3b.cl - (64 bit instruction). */
2501 { { "mov3b", 0x58110000, 0xf81f801f, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS3_POS4, IGNORED, IGNORED, LIMM }, { C_NPS_CL }},
2502 0x80000000, 0x80000000, { IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_MOD1, NPS_BITOP_SRC_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_MOD2, NPS_BITOP_SRC_POS2, IGNORED, NPS_BITOP_MOD3, NPS_BITOP_SRC_POS3 }},
2503
2504 /* mov4b.cl - (64 bit instruction). */
2505 { { "mov4b", 0x58110000, 0xf81f0000, ARC_OPCODE_NPS400, BITOP, NONE, { NPS_R_DST_3B, NPS_R_SRC2_3B, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, IGNORED, NPS_BITOP_DST_POS3, IGNORED, IGNORED, NPS_BITOP_DST_POS4, NPS_BITOP_MOD4_LSB, NPS_BITOP_SRC_POS4, LIMM }, { C_NPS_CL }},
2506 0x00000000, 0x00000000, { IGNORED, IGNORED, NPS_BITOP_DST_POS1, NPS_BITOP_MOD1, NPS_BITOP_SRC_POS1, NPS_BITOP_DST_POS2, NPS_BITOP_MOD2, NPS_BITOP_SRC_POS2, IGNORED, NPS_BITOP_MOD3, NPS_BITOP_SRC_POS3, IGNORED, NPS_BITOP_MOD4_MSB, IGNORED}},
2507};
2508
2509const unsigned arc_num_long_opcodes = ARRAY_SIZE (arc_long_opcodes);
GDB Binutils - Deliverables
This page took 0.913277 seconds and 4 git commands to generate.