Commit | Line | Data |
---|---|---|
252b5132 | 1 | /* Print i386 instructions for GDB, the GNU debugger. |
6f2750fe | 2 | Copyright (C) 1988-2016 Free Software Foundation, Inc. |
252b5132 | 3 | |
9b201bb5 | 4 | This file is part of the GNU opcodes library. |
20f0a1fc | 5 | |
9b201bb5 | 6 | This library is free software; you can redistribute it and/or modify |
20f0a1fc | 7 | it under the terms of the GNU General Public License as published by |
9b201bb5 NC |
8 | the Free Software Foundation; either version 3, or (at your option) |
9 | any later version. | |
20f0a1fc | 10 | |
9b201bb5 NC |
11 | It is distributed in the hope that it will be useful, but WITHOUT |
12 | ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
13 | or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public | |
14 | License for more details. | |
20f0a1fc NC |
15 | |
16 | You should have received a copy of the GNU General Public License | |
17 | along with this program; if not, write to the Free Software | |
9b201bb5 NC |
18 | Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, |
19 | MA 02110-1301, USA. */ | |
20 | ||
20f0a1fc NC |
21 | |
22 | /* 80386 instruction printer by Pace Willisson (pace@prep.ai.mit.edu) | |
23 | July 1988 | |
24 | modified by John Hassey (hassey@dg-rtp.dg.com) | |
25 | x86-64 support added by Jan Hubicka (jh@suse.cz) | |
26 | VIA PadLock support by Michal Ludvig (mludvig@suse.cz). */ | |
27 | ||
28 | /* The main tables describing the instructions is essentially a copy | |
29 | of the "Opcode Map" chapter (Appendix A) of the Intel 80386 | |
30 | Programmers Manual. Usually, there is a capital letter, followed | |
31 | by a small letter. The capital letter tell the addressing mode, | |
32 | and the small letter tells about the operand size. Refer to | |
33 | the Intel manual for details. */ | |
252b5132 | 34 | |
252b5132 | 35 | #include "sysdep.h" |
dabbade6 | 36 | #include "dis-asm.h" |
252b5132 | 37 | #include "opintl.h" |
0b1cf022 | 38 | #include "opcode/i386.h" |
85f10a01 | 39 | #include "libiberty.h" |
252b5132 RH |
40 | |
41 | #include <setjmp.h> | |
42 | ||
26ca5450 AJ |
43 | static int print_insn (bfd_vma, disassemble_info *); |
44 | static void dofloat (int); | |
45 | static void OP_ST (int, int); | |
46 | static void OP_STi (int, int); | |
47 | static int putop (const char *, int); | |
48 | static void oappend (const char *); | |
49 | static void append_seg (void); | |
50 | static void OP_indirE (int, int); | |
51 | static void print_operand_value (char *, int, bfd_vma); | |
c0f3af97 | 52 | static void OP_E_register (int, int); |
c1e679ec | 53 | static void OP_E_memory (int, int); |
5d669648 | 54 | static void print_displacement (char *, bfd_vma); |
26ca5450 AJ |
55 | static void OP_E (int, int); |
56 | static void OP_G (int, int); | |
57 | static bfd_vma get64 (void); | |
58 | static bfd_signed_vma get32 (void); | |
59 | static bfd_signed_vma get32s (void); | |
60 | static int get16 (void); | |
61 | static void set_op (bfd_vma, int); | |
b844680a | 62 | static void OP_Skip_MODRM (int, int); |
26ca5450 AJ |
63 | static void OP_REG (int, int); |
64 | static void OP_IMREG (int, int); | |
65 | static void OP_I (int, int); | |
66 | static void OP_I64 (int, int); | |
67 | static void OP_sI (int, int); | |
68 | static void OP_J (int, int); | |
69 | static void OP_SEG (int, int); | |
70 | static void OP_DIR (int, int); | |
71 | static void OP_OFF (int, int); | |
72 | static void OP_OFF64 (int, int); | |
73 | static void ptr_reg (int, int); | |
74 | static void OP_ESreg (int, int); | |
75 | static void OP_DSreg (int, int); | |
76 | static void OP_C (int, int); | |
77 | static void OP_D (int, int); | |
78 | static void OP_T (int, int); | |
6f74c397 | 79 | static void OP_R (int, int); |
26ca5450 AJ |
80 | static void OP_MMX (int, int); |
81 | static void OP_XMM (int, int); | |
82 | static void OP_EM (int, int); | |
83 | static void OP_EX (int, int); | |
4d9567e0 MM |
84 | static void OP_EMC (int,int); |
85 | static void OP_MXC (int,int); | |
26ca5450 AJ |
86 | static void OP_MS (int, int); |
87 | static void OP_XS (int, int); | |
cc0ec051 | 88 | static void OP_M (int, int); |
c0f3af97 L |
89 | static void OP_VEX (int, int); |
90 | static void OP_EX_Vex (int, int); | |
922d8de8 | 91 | static void OP_EX_VexW (int, int); |
a683cc34 | 92 | static void OP_EX_VexImmW (int, int); |
c0f3af97 | 93 | static void OP_XMM_Vex (int, int); |
922d8de8 | 94 | static void OP_XMM_VexW (int, int); |
43234a1e | 95 | static void OP_Rounding (int, int); |
c0f3af97 L |
96 | static void OP_REG_VexI4 (int, int); |
97 | static void PCLMUL_Fixup (int, int); | |
922d8de8 | 98 | static void VEXI4_Fixup (int, int); |
c0f3af97 L |
99 | static void VZERO_Fixup (int, int); |
100 | static void VCMP_Fixup (int, int); | |
43234a1e | 101 | static void VPCMP_Fixup (int, int); |
cc0ec051 | 102 | static void OP_0f07 (int, int); |
b844680a L |
103 | static void OP_Monitor (int, int); |
104 | static void OP_Mwait (int, int); | |
9916071f | 105 | static void OP_Mwaitx (int, int); |
46e883c5 L |
106 | static void NOP_Fixup1 (int, int); |
107 | static void NOP_Fixup2 (int, int); | |
26ca5450 | 108 | static void OP_3DNowSuffix (int, int); |
ad19981d | 109 | static void CMP_Fixup (int, int); |
26ca5450 | 110 | static void BadOp (void); |
35c52694 | 111 | static void REP_Fixup (int, int); |
7e8b059b | 112 | static void BND_Fixup (int, int); |
42164a71 L |
113 | static void HLE_Fixup1 (int, int); |
114 | static void HLE_Fixup2 (int, int); | |
115 | static void HLE_Fixup3 (int, int); | |
f5804c90 | 116 | static void CMPXCHG8B_Fixup (int, int); |
42903f7f | 117 | static void XMM_Fixup (int, int); |
381d071f | 118 | static void CRC32_Fixup (int, int); |
eacc9c89 | 119 | static void FXSAVE_Fixup (int, int); |
f88c9eb0 SP |
120 | static void OP_LWPCB_E (int, int); |
121 | static void OP_LWP_E (int, int); | |
5dd85c99 SP |
122 | static void OP_Vex_2src_1 (int, int); |
123 | static void OP_Vex_2src_2 (int, int); | |
c1e679ec | 124 | |
f1f8f695 | 125 | static void MOVBE_Fixup (int, int); |
252b5132 | 126 | |
43234a1e L |
127 | static void OP_Mask (int, int); |
128 | ||
6608db57 | 129 | struct dis_private { |
252b5132 RH |
130 | /* Points to first byte not fetched. */ |
131 | bfd_byte *max_fetched; | |
0b1cf022 | 132 | bfd_byte the_buffer[MAX_MNEM_SIZE]; |
252b5132 | 133 | bfd_vma insn_start; |
e396998b | 134 | int orig_sizeflag; |
8df14d78 | 135 | OPCODES_SIGJMP_BUF bailout; |
252b5132 RH |
136 | }; |
137 | ||
cb712a9e L |
138 | enum address_mode |
139 | { | |
140 | mode_16bit, | |
141 | mode_32bit, | |
142 | mode_64bit | |
143 | }; | |
144 | ||
145 | enum address_mode address_mode; | |
52b15da3 | 146 | |
5076851f ILT |
147 | /* Flags for the prefixes for the current instruction. See below. */ |
148 | static int prefixes; | |
149 | ||
52b15da3 JH |
150 | /* REX prefix the current instruction. See below. */ |
151 | static int rex; | |
152 | /* Bits of REX we've already used. */ | |
153 | static int rex_used; | |
d869730d | 154 | /* REX bits in original REX prefix ignored. */ |
c0f3af97 | 155 | static int rex_ignored; |
52b15da3 JH |
156 | /* Mark parts used in the REX prefix. When we are testing for |
157 | empty prefix (for 8bit register REX extension), just mask it | |
158 | out. Otherwise test for REX bit is excuse for existence of REX | |
159 | only in case value is nonzero. */ | |
160 | #define USED_REX(value) \ | |
161 | { \ | |
162 | if (value) \ | |
161a04f6 L |
163 | { \ |
164 | if ((rex & value)) \ | |
165 | rex_used |= (value) | REX_OPCODE; \ | |
166 | } \ | |
52b15da3 | 167 | else \ |
161a04f6 | 168 | rex_used |= REX_OPCODE; \ |
52b15da3 JH |
169 | } |
170 | ||
7d421014 ILT |
171 | /* Flags for prefixes which we somehow handled when printing the |
172 | current instruction. */ | |
173 | static int used_prefixes; | |
174 | ||
5076851f ILT |
175 | /* Flags stored in PREFIXES. */ |
176 | #define PREFIX_REPZ 1 | |
177 | #define PREFIX_REPNZ 2 | |
178 | #define PREFIX_LOCK 4 | |
179 | #define PREFIX_CS 8 | |
180 | #define PREFIX_SS 0x10 | |
181 | #define PREFIX_DS 0x20 | |
182 | #define PREFIX_ES 0x40 | |
183 | #define PREFIX_FS 0x80 | |
184 | #define PREFIX_GS 0x100 | |
185 | #define PREFIX_DATA 0x200 | |
186 | #define PREFIX_ADDR 0x400 | |
187 | #define PREFIX_FWAIT 0x800 | |
188 | ||
252b5132 RH |
189 | /* Make sure that bytes from INFO->PRIVATE_DATA->BUFFER (inclusive) |
190 | to ADDR (exclusive) are valid. Returns 1 for success, longjmps | |
191 | on error. */ | |
192 | #define FETCH_DATA(info, addr) \ | |
6608db57 | 193 | ((addr) <= ((struct dis_private *) (info->private_data))->max_fetched \ |
252b5132 RH |
194 | ? 1 : fetch_data ((info), (addr))) |
195 | ||
196 | static int | |
26ca5450 | 197 | fetch_data (struct disassemble_info *info, bfd_byte *addr) |
252b5132 RH |
198 | { |
199 | int status; | |
6608db57 | 200 | struct dis_private *priv = (struct dis_private *) info->private_data; |
252b5132 RH |
201 | bfd_vma start = priv->insn_start + (priv->max_fetched - priv->the_buffer); |
202 | ||
0b1cf022 | 203 | if (addr <= priv->the_buffer + MAX_MNEM_SIZE) |
272c9217 JB |
204 | status = (*info->read_memory_func) (start, |
205 | priv->max_fetched, | |
206 | addr - priv->max_fetched, | |
207 | info); | |
208 | else | |
209 | status = -1; | |
252b5132 RH |
210 | if (status != 0) |
211 | { | |
7d421014 | 212 | /* If we did manage to read at least one byte, then |
db6eb5be AM |
213 | print_insn_i386 will do something sensible. Otherwise, print |
214 | an error. We do that here because this is where we know | |
215 | STATUS. */ | |
7d421014 | 216 | if (priv->max_fetched == priv->the_buffer) |
5076851f | 217 | (*info->memory_error_func) (status, start, info); |
8df14d78 | 218 | OPCODES_SIGLONGJMP (priv->bailout, 1); |
252b5132 RH |
219 | } |
220 | else | |
221 | priv->max_fetched = addr; | |
222 | return 1; | |
223 | } | |
224 | ||
bf890a93 | 225 | /* Possible values for prefix requirement. */ |
507bd325 L |
226 | #define PREFIX_IGNORED_SHIFT 16 |
227 | #define PREFIX_IGNORED_REPZ (PREFIX_REPZ << PREFIX_IGNORED_SHIFT) | |
228 | #define PREFIX_IGNORED_REPNZ (PREFIX_REPNZ << PREFIX_IGNORED_SHIFT) | |
229 | #define PREFIX_IGNORED_DATA (PREFIX_DATA << PREFIX_IGNORED_SHIFT) | |
230 | #define PREFIX_IGNORED_ADDR (PREFIX_ADDR << PREFIX_IGNORED_SHIFT) | |
231 | #define PREFIX_IGNORED_LOCK (PREFIX_LOCK << PREFIX_IGNORED_SHIFT) | |
232 | ||
233 | /* Opcode prefixes. */ | |
234 | #define PREFIX_OPCODE (PREFIX_REPZ \ | |
235 | | PREFIX_REPNZ \ | |
236 | | PREFIX_DATA) | |
237 | ||
238 | /* Prefixes ignored. */ | |
239 | #define PREFIX_IGNORED (PREFIX_IGNORED_REPZ \ | |
240 | | PREFIX_IGNORED_REPNZ \ | |
241 | | PREFIX_IGNORED_DATA) | |
bf890a93 | 242 | |
ce518a5f | 243 | #define XX { NULL, 0 } |
507bd325 | 244 | #define Bad_Opcode NULL, { { NULL, 0 } }, 0 |
ce518a5f L |
245 | |
246 | #define Eb { OP_E, b_mode } | |
7e8b059b | 247 | #define Ebnd { OP_E, bnd_mode } |
b6169b20 | 248 | #define EbS { OP_E, b_swap_mode } |
ce518a5f | 249 | #define Ev { OP_E, v_mode } |
7e8b059b | 250 | #define Ev_bnd { OP_E, v_bnd_mode } |
b6169b20 | 251 | #define EvS { OP_E, v_swap_mode } |
ce518a5f L |
252 | #define Ed { OP_E, d_mode } |
253 | #define Edq { OP_E, dq_mode } | |
254 | #define Edqw { OP_E, dqw_mode } | |
1ba585e8 | 255 | #define EdqwS { OP_E, dqw_swap_mode } |
42903f7f | 256 | #define Edqb { OP_E, dqb_mode } |
1ba585e8 IT |
257 | #define Edb { OP_E, db_mode } |
258 | #define Edw { OP_E, dw_mode } | |
42903f7f | 259 | #define Edqd { OP_E, dqd_mode } |
09335d05 | 260 | #define Eq { OP_E, q_mode } |
07f5af7d | 261 | #define indirEv { OP_indirE, indir_v_mode } |
ce518a5f L |
262 | #define indirEp { OP_indirE, f_mode } |
263 | #define stackEv { OP_E, stack_v_mode } | |
264 | #define Em { OP_E, m_mode } | |
265 | #define Ew { OP_E, w_mode } | |
266 | #define M { OP_M, 0 } /* lea, lgdt, etc. */ | |
34b772a6 | 267 | #define Ma { OP_M, a_mode } |
b844680a | 268 | #define Mb { OP_M, b_mode } |
d9a5e5e5 | 269 | #define Md { OP_M, d_mode } |
f1f8f695 | 270 | #define Mo { OP_M, o_mode } |
ce518a5f L |
271 | #define Mp { OP_M, f_mode } /* 32 or 48 bit memory operand for LDS, LES etc */ |
272 | #define Mq { OP_M, q_mode } | |
4ee52178 | 273 | #define Mx { OP_M, x_mode } |
c0f3af97 | 274 | #define Mxmm { OP_M, xmm_mode } |
ce518a5f | 275 | #define Gb { OP_G, b_mode } |
7e8b059b | 276 | #define Gbnd { OP_G, bnd_mode } |
ce518a5f L |
277 | #define Gv { OP_G, v_mode } |
278 | #define Gd { OP_G, d_mode } | |
279 | #define Gdq { OP_G, dq_mode } | |
280 | #define Gm { OP_G, m_mode } | |
281 | #define Gw { OP_G, w_mode } | |
6f74c397 | 282 | #define Rd { OP_R, d_mode } |
43234a1e | 283 | #define Rdq { OP_R, dq_mode } |
6f74c397 | 284 | #define Rm { OP_R, m_mode } |
ce518a5f L |
285 | #define Ib { OP_I, b_mode } |
286 | #define sIb { OP_sI, b_mode } /* sign extened byte */ | |
e3949f17 | 287 | #define sIbT { OP_sI, b_T_mode } /* sign extened byte like 'T' */ |
ce518a5f | 288 | #define Iv { OP_I, v_mode } |
7bb15c6f | 289 | #define sIv { OP_sI, v_mode } |
ce518a5f L |
290 | #define Iq { OP_I, q_mode } |
291 | #define Iv64 { OP_I64, v_mode } | |
292 | #define Iw { OP_I, w_mode } | |
293 | #define I1 { OP_I, const_1_mode } | |
294 | #define Jb { OP_J, b_mode } | |
295 | #define Jv { OP_J, v_mode } | |
296 | #define Cm { OP_C, m_mode } | |
297 | #define Dm { OP_D, m_mode } | |
298 | #define Td { OP_T, d_mode } | |
b844680a | 299 | #define Skip_MODRM { OP_Skip_MODRM, 0 } |
ce518a5f L |
300 | |
301 | #define RMeAX { OP_REG, eAX_reg } | |
302 | #define RMeBX { OP_REG, eBX_reg } | |
303 | #define RMeCX { OP_REG, eCX_reg } | |
304 | #define RMeDX { OP_REG, eDX_reg } | |
305 | #define RMeSP { OP_REG, eSP_reg } | |
306 | #define RMeBP { OP_REG, eBP_reg } | |
307 | #define RMeSI { OP_REG, eSI_reg } | |
308 | #define RMeDI { OP_REG, eDI_reg } | |
309 | #define RMrAX { OP_REG, rAX_reg } | |
310 | #define RMrBX { OP_REG, rBX_reg } | |
311 | #define RMrCX { OP_REG, rCX_reg } | |
312 | #define RMrDX { OP_REG, rDX_reg } | |
313 | #define RMrSP { OP_REG, rSP_reg } | |
314 | #define RMrBP { OP_REG, rBP_reg } | |
315 | #define RMrSI { OP_REG, rSI_reg } | |
316 | #define RMrDI { OP_REG, rDI_reg } | |
317 | #define RMAL { OP_REG, al_reg } | |
ce518a5f L |
318 | #define RMCL { OP_REG, cl_reg } |
319 | #define RMDL { OP_REG, dl_reg } | |
320 | #define RMBL { OP_REG, bl_reg } | |
321 | #define RMAH { OP_REG, ah_reg } | |
322 | #define RMCH { OP_REG, ch_reg } | |
323 | #define RMDH { OP_REG, dh_reg } | |
324 | #define RMBH { OP_REG, bh_reg } | |
325 | #define RMAX { OP_REG, ax_reg } | |
326 | #define RMDX { OP_REG, dx_reg } | |
327 | ||
328 | #define eAX { OP_IMREG, eAX_reg } | |
329 | #define eBX { OP_IMREG, eBX_reg } | |
330 | #define eCX { OP_IMREG, eCX_reg } | |
331 | #define eDX { OP_IMREG, eDX_reg } | |
332 | #define eSP { OP_IMREG, eSP_reg } | |
333 | #define eBP { OP_IMREG, eBP_reg } | |
334 | #define eSI { OP_IMREG, eSI_reg } | |
335 | #define eDI { OP_IMREG, eDI_reg } | |
336 | #define AL { OP_IMREG, al_reg } | |
337 | #define CL { OP_IMREG, cl_reg } | |
338 | #define DL { OP_IMREG, dl_reg } | |
339 | #define BL { OP_IMREG, bl_reg } | |
340 | #define AH { OP_IMREG, ah_reg } | |
341 | #define CH { OP_IMREG, ch_reg } | |
342 | #define DH { OP_IMREG, dh_reg } | |
343 | #define BH { OP_IMREG, bh_reg } | |
344 | #define AX { OP_IMREG, ax_reg } | |
345 | #define DX { OP_IMREG, dx_reg } | |
346 | #define zAX { OP_IMREG, z_mode_ax_reg } | |
347 | #define indirDX { OP_IMREG, indir_dx_reg } | |
348 | ||
349 | #define Sw { OP_SEG, w_mode } | |
350 | #define Sv { OP_SEG, v_mode } | |
351 | #define Ap { OP_DIR, 0 } | |
352 | #define Ob { OP_OFF64, b_mode } | |
353 | #define Ov { OP_OFF64, v_mode } | |
354 | #define Xb { OP_DSreg, eSI_reg } | |
355 | #define Xv { OP_DSreg, eSI_reg } | |
356 | #define Xz { OP_DSreg, eSI_reg } | |
357 | #define Yb { OP_ESreg, eDI_reg } | |
358 | #define Yv { OP_ESreg, eDI_reg } | |
359 | #define DSBX { OP_DSreg, eBX_reg } | |
360 | ||
361 | #define es { OP_REG, es_reg } | |
362 | #define ss { OP_REG, ss_reg } | |
363 | #define cs { OP_REG, cs_reg } | |
364 | #define ds { OP_REG, ds_reg } | |
365 | #define fs { OP_REG, fs_reg } | |
366 | #define gs { OP_REG, gs_reg } | |
367 | ||
368 | #define MX { OP_MMX, 0 } | |
369 | #define XM { OP_XMM, 0 } | |
539f890d | 370 | #define XMScalar { OP_XMM, scalar_mode } |
6c30d220 | 371 | #define XMGatherQ { OP_XMM, vex_vsib_q_w_dq_mode } |
c0f3af97 | 372 | #define XMM { OP_XMM, xmm_mode } |
43234a1e | 373 | #define XMxmmq { OP_XMM, xmmq_mode } |
ce518a5f | 374 | #define EM { OP_EM, v_mode } |
b6169b20 | 375 | #define EMS { OP_EM, v_swap_mode } |
09a2c6cf | 376 | #define EMd { OP_EM, d_mode } |
14051056 | 377 | #define EMx { OP_EM, x_mode } |
8976381e | 378 | #define EXw { OP_EX, w_mode } |
09a2c6cf | 379 | #define EXd { OP_EX, d_mode } |
539f890d | 380 | #define EXdScalar { OP_EX, d_scalar_mode } |
fa99fab2 | 381 | #define EXdS { OP_EX, d_swap_mode } |
43234a1e | 382 | #define EXdScalarS { OP_EX, d_scalar_swap_mode } |
09a2c6cf | 383 | #define EXq { OP_EX, q_mode } |
539f890d L |
384 | #define EXqScalar { OP_EX, q_scalar_mode } |
385 | #define EXqScalarS { OP_EX, q_scalar_swap_mode } | |
b6169b20 | 386 | #define EXqS { OP_EX, q_swap_mode } |
09a2c6cf | 387 | #define EXx { OP_EX, x_mode } |
b6169b20 | 388 | #define EXxS { OP_EX, x_swap_mode } |
c0f3af97 | 389 | #define EXxmm { OP_EX, xmm_mode } |
43234a1e | 390 | #define EXymm { OP_EX, ymm_mode } |
c0f3af97 | 391 | #define EXxmmq { OP_EX, xmmq_mode } |
43234a1e | 392 | #define EXEvexHalfBcstXmmq { OP_EX, evex_half_bcst_xmmq_mode } |
6c30d220 L |
393 | #define EXxmm_mb { OP_EX, xmm_mb_mode } |
394 | #define EXxmm_mw { OP_EX, xmm_mw_mode } | |
395 | #define EXxmm_md { OP_EX, xmm_md_mode } | |
396 | #define EXxmm_mq { OP_EX, xmm_mq_mode } | |
43234a1e | 397 | #define EXxmm_mdq { OP_EX, xmm_mdq_mode } |
6c30d220 L |
398 | #define EXxmmdw { OP_EX, xmmdw_mode } |
399 | #define EXxmmqd { OP_EX, xmmqd_mode } | |
c0f3af97 | 400 | #define EXymmq { OP_EX, ymmq_mode } |
0bfee649 | 401 | #define EXVexWdq { OP_EX, vex_w_dq_mode } |
1c480963 | 402 | #define EXVexWdqScalar { OP_EX, vex_scalar_w_dq_mode } |
43234a1e L |
403 | #define EXEvexXGscat { OP_EX, evex_x_gscat_mode } |
404 | #define EXEvexXNoBcst { OP_EX, evex_x_nobcst_mode } | |
ce518a5f L |
405 | #define MS { OP_MS, v_mode } |
406 | #define XS { OP_XS, v_mode } | |
09335d05 | 407 | #define EMCq { OP_EMC, q_mode } |
ce518a5f | 408 | #define MXC { OP_MXC, 0 } |
ce518a5f | 409 | #define OPSUF { OP_3DNowSuffix, 0 } |
ad19981d | 410 | #define CMP { CMP_Fixup, 0 } |
42903f7f | 411 | #define XMM0 { XMM_Fixup, 0 } |
eacc9c89 | 412 | #define FXSAVE { FXSAVE_Fixup, 0 } |
5dd85c99 SP |
413 | #define Vex_2src_1 { OP_Vex_2src_1, 0 } |
414 | #define Vex_2src_2 { OP_Vex_2src_2, 0 } | |
252b5132 | 415 | |
c0f3af97 | 416 | #define Vex { OP_VEX, vex_mode } |
539f890d | 417 | #define VexScalar { OP_VEX, vex_scalar_mode } |
6c30d220 | 418 | #define VexGatherQ { OP_VEX, vex_vsib_q_w_dq_mode } |
c0f3af97 L |
419 | #define Vex128 { OP_VEX, vex128_mode } |
420 | #define Vex256 { OP_VEX, vex256_mode } | |
cb21baef | 421 | #define VexGdq { OP_VEX, dq_mode } |
922d8de8 | 422 | #define VexI4 { VEXI4_Fixup, 0} |
c0f3af97 | 423 | #define EXdVex { OP_EX_Vex, d_mode } |
fa99fab2 | 424 | #define EXdVexS { OP_EX_Vex, d_swap_mode } |
539f890d | 425 | #define EXdVexScalarS { OP_EX_Vex, d_scalar_swap_mode } |
c0f3af97 | 426 | #define EXqVex { OP_EX_Vex, q_mode } |
fa99fab2 | 427 | #define EXqVexS { OP_EX_Vex, q_swap_mode } |
539f890d | 428 | #define EXqVexScalarS { OP_EX_Vex, q_scalar_swap_mode } |
922d8de8 DR |
429 | #define EXVexW { OP_EX_VexW, x_mode } |
430 | #define EXdVexW { OP_EX_VexW, d_mode } | |
431 | #define EXqVexW { OP_EX_VexW, q_mode } | |
a683cc34 | 432 | #define EXVexImmW { OP_EX_VexImmW, x_mode } |
c0f3af97 | 433 | #define XMVex { OP_XMM_Vex, 0 } |
539f890d | 434 | #define XMVexScalar { OP_XMM_Vex, scalar_mode } |
922d8de8 | 435 | #define XMVexW { OP_XMM_VexW, 0 } |
c0f3af97 L |
436 | #define XMVexI4 { OP_REG_VexI4, x_mode } |
437 | #define PCLMUL { PCLMUL_Fixup, 0 } | |
438 | #define VZERO { VZERO_Fixup, 0 } | |
439 | #define VCMP { VCMP_Fixup, 0 } | |
43234a1e L |
440 | #define VPCMP { VPCMP_Fixup, 0 } |
441 | ||
442 | #define EXxEVexR { OP_Rounding, evex_rounding_mode } | |
443 | #define EXxEVexS { OP_Rounding, evex_sae_mode } | |
444 | ||
445 | #define XMask { OP_Mask, mask_mode } | |
446 | #define MaskG { OP_G, mask_mode } | |
447 | #define MaskE { OP_E, mask_mode } | |
1ba585e8 | 448 | #define MaskBDE { OP_E, mask_bd_mode } |
43234a1e L |
449 | #define MaskR { OP_R, mask_mode } |
450 | #define MaskVex { OP_VEX, mask_mode } | |
c0f3af97 | 451 | |
6c30d220 | 452 | #define MVexVSIBDWpX { OP_M, vex_vsib_d_w_dq_mode } |
5fc35d96 | 453 | #define MVexVSIBDQWpX { OP_M, vex_vsib_d_w_d_mode } |
6c30d220 | 454 | #define MVexVSIBQWpX { OP_M, vex_vsib_q_w_dq_mode } |
5fc35d96 | 455 | #define MVexVSIBQDWpX { OP_M, vex_vsib_q_w_d_mode } |
6c30d220 | 456 | |
35c52694 | 457 | /* Used handle "rep" prefix for string instructions. */ |
ce518a5f L |
458 | #define Xbr { REP_Fixup, eSI_reg } |
459 | #define Xvr { REP_Fixup, eSI_reg } | |
460 | #define Ybr { REP_Fixup, eDI_reg } | |
461 | #define Yvr { REP_Fixup, eDI_reg } | |
462 | #define Yzr { REP_Fixup, eDI_reg } | |
463 | #define indirDXr { REP_Fixup, indir_dx_reg } | |
464 | #define ALr { REP_Fixup, al_reg } | |
465 | #define eAXr { REP_Fixup, eAX_reg } | |
466 | ||
42164a71 L |
467 | /* Used handle HLE prefix for lockable instructions. */ |
468 | #define Ebh1 { HLE_Fixup1, b_mode } | |
469 | #define Evh1 { HLE_Fixup1, v_mode } | |
470 | #define Ebh2 { HLE_Fixup2, b_mode } | |
471 | #define Evh2 { HLE_Fixup2, v_mode } | |
472 | #define Ebh3 { HLE_Fixup3, b_mode } | |
473 | #define Evh3 { HLE_Fixup3, v_mode } | |
474 | ||
7e8b059b L |
475 | #define BND { BND_Fixup, 0 } |
476 | ||
ce518a5f L |
477 | #define cond_jump_flag { NULL, cond_jump_mode } |
478 | #define loop_jcxz_flag { NULL, loop_jcxz_mode } | |
3ffd33cf | 479 | |
252b5132 | 480 | /* bits in sizeflag */ |
252b5132 | 481 | #define SUFFIX_ALWAYS 4 |
252b5132 RH |
482 | #define AFLAG 2 |
483 | #define DFLAG 1 | |
484 | ||
51e7da1b L |
485 | enum |
486 | { | |
487 | /* byte operand */ | |
488 | b_mode = 1, | |
489 | /* byte operand with operand swapped */ | |
3873ba12 | 490 | b_swap_mode, |
e3949f17 L |
491 | /* byte operand, sign extend like 'T' suffix */ |
492 | b_T_mode, | |
51e7da1b | 493 | /* operand size depends on prefixes */ |
3873ba12 | 494 | v_mode, |
51e7da1b | 495 | /* operand size depends on prefixes with operand swapped */ |
3873ba12 | 496 | v_swap_mode, |
51e7da1b | 497 | /* word operand */ |
3873ba12 | 498 | w_mode, |
51e7da1b | 499 | /* double word operand */ |
3873ba12 | 500 | d_mode, |
51e7da1b | 501 | /* double word operand with operand swapped */ |
3873ba12 | 502 | d_swap_mode, |
51e7da1b | 503 | /* quad word operand */ |
3873ba12 | 504 | q_mode, |
51e7da1b | 505 | /* quad word operand with operand swapped */ |
3873ba12 | 506 | q_swap_mode, |
51e7da1b | 507 | /* ten-byte operand */ |
3873ba12 | 508 | t_mode, |
43234a1e L |
509 | /* 16-byte XMM, 32-byte YMM or 64-byte ZMM operand. In EVEX with |
510 | broadcast enabled. */ | |
3873ba12 | 511 | x_mode, |
43234a1e L |
512 | /* Similar to x_mode, but with different EVEX mem shifts. */ |
513 | evex_x_gscat_mode, | |
514 | /* Similar to x_mode, but with disabled broadcast. */ | |
515 | evex_x_nobcst_mode, | |
516 | /* Similar to x_mode, but with operands swapped and disabled broadcast | |
517 | in EVEX. */ | |
3873ba12 | 518 | x_swap_mode, |
51e7da1b | 519 | /* 16-byte XMM operand */ |
3873ba12 | 520 | xmm_mode, |
43234a1e L |
521 | /* XMM, XMM or YMM register operand, or quad word, xmmword or ymmword |
522 | memory operand (depending on vector length). Broadcast isn't | |
523 | allowed. */ | |
3873ba12 | 524 | xmmq_mode, |
43234a1e L |
525 | /* Same as xmmq_mode, but broadcast is allowed. */ |
526 | evex_half_bcst_xmmq_mode, | |
6c30d220 L |
527 | /* XMM register or byte memory operand */ |
528 | xmm_mb_mode, | |
529 | /* XMM register or word memory operand */ | |
530 | xmm_mw_mode, | |
531 | /* XMM register or double word memory operand */ | |
532 | xmm_md_mode, | |
533 | /* XMM register or quad word memory operand */ | |
534 | xmm_mq_mode, | |
43234a1e L |
535 | /* XMM register or double/quad word memory operand, depending on |
536 | VEX.W. */ | |
537 | xmm_mdq_mode, | |
538 | /* 16-byte XMM, word, double word or quad word operand. */ | |
6c30d220 | 539 | xmmdw_mode, |
43234a1e | 540 | /* 16-byte XMM, double word, quad word operand or xmm word operand. */ |
6c30d220 | 541 | xmmqd_mode, |
43234a1e L |
542 | /* 32-byte YMM operand */ |
543 | ymm_mode, | |
544 | /* quad word, ymmword or zmmword memory operand. */ | |
3873ba12 | 545 | ymmq_mode, |
6c30d220 L |
546 | /* 32-byte YMM or 16-byte word operand */ |
547 | ymmxmm_mode, | |
51e7da1b | 548 | /* d_mode in 32bit, q_mode in 64bit mode. */ |
3873ba12 | 549 | m_mode, |
51e7da1b | 550 | /* pair of v_mode operands */ |
3873ba12 L |
551 | a_mode, |
552 | cond_jump_mode, | |
553 | loop_jcxz_mode, | |
7e8b059b | 554 | v_bnd_mode, |
51e7da1b | 555 | /* operand size depends on REX prefixes. */ |
3873ba12 | 556 | dq_mode, |
51e7da1b | 557 | /* registers like dq_mode, memory like w_mode. */ |
3873ba12 | 558 | dqw_mode, |
1ba585e8 | 559 | dqw_swap_mode, |
7e8b059b | 560 | bnd_mode, |
51e7da1b | 561 | /* 4- or 6-byte pointer operand */ |
3873ba12 L |
562 | f_mode, |
563 | const_1_mode, | |
07f5af7d L |
564 | /* v_mode for indirect branch opcodes. */ |
565 | indir_v_mode, | |
51e7da1b | 566 | /* v_mode for stack-related opcodes. */ |
3873ba12 | 567 | stack_v_mode, |
51e7da1b | 568 | /* non-quad operand size depends on prefixes */ |
3873ba12 | 569 | z_mode, |
51e7da1b | 570 | /* 16-byte operand */ |
3873ba12 | 571 | o_mode, |
51e7da1b | 572 | /* registers like dq_mode, memory like b_mode. */ |
3873ba12 | 573 | dqb_mode, |
1ba585e8 IT |
574 | /* registers like d_mode, memory like b_mode. */ |
575 | db_mode, | |
576 | /* registers like d_mode, memory like w_mode. */ | |
577 | dw_mode, | |
51e7da1b | 578 | /* registers like dq_mode, memory like d_mode. */ |
3873ba12 | 579 | dqd_mode, |
51e7da1b | 580 | /* normal vex mode */ |
3873ba12 | 581 | vex_mode, |
51e7da1b | 582 | /* 128bit vex mode */ |
3873ba12 | 583 | vex128_mode, |
51e7da1b | 584 | /* 256bit vex mode */ |
3873ba12 | 585 | vex256_mode, |
51e7da1b | 586 | /* operand size depends on the VEX.W bit. */ |
3873ba12 | 587 | vex_w_dq_mode, |
d55ee72f | 588 | |
6c30d220 L |
589 | /* Similar to vex_w_dq_mode, with VSIB dword indices. */ |
590 | vex_vsib_d_w_dq_mode, | |
5fc35d96 IT |
591 | /* Similar to vex_vsib_d_w_dq_mode, with smaller memory. */ |
592 | vex_vsib_d_w_d_mode, | |
6c30d220 L |
593 | /* Similar to vex_w_dq_mode, with VSIB qword indices. */ |
594 | vex_vsib_q_w_dq_mode, | |
5fc35d96 IT |
595 | /* Similar to vex_vsib_q_w_dq_mode, with smaller memory. */ |
596 | vex_vsib_q_w_d_mode, | |
6c30d220 | 597 | |
539f890d L |
598 | /* scalar, ignore vector length. */ |
599 | scalar_mode, | |
600 | /* like d_mode, ignore vector length. */ | |
601 | d_scalar_mode, | |
602 | /* like d_swap_mode, ignore vector length. */ | |
603 | d_scalar_swap_mode, | |
604 | /* like q_mode, ignore vector length. */ | |
605 | q_scalar_mode, | |
606 | /* like q_swap_mode, ignore vector length. */ | |
607 | q_scalar_swap_mode, | |
608 | /* like vex_mode, ignore vector length. */ | |
609 | vex_scalar_mode, | |
1c480963 L |
610 | /* like vex_w_dq_mode, ignore vector length. */ |
611 | vex_scalar_w_dq_mode, | |
539f890d | 612 | |
43234a1e L |
613 | /* Static rounding. */ |
614 | evex_rounding_mode, | |
615 | /* Supress all exceptions. */ | |
616 | evex_sae_mode, | |
617 | ||
618 | /* Mask register operand. */ | |
619 | mask_mode, | |
1ba585e8 IT |
620 | /* Mask register operand. */ |
621 | mask_bd_mode, | |
43234a1e | 622 | |
3873ba12 L |
623 | es_reg, |
624 | cs_reg, | |
625 | ss_reg, | |
626 | ds_reg, | |
627 | fs_reg, | |
628 | gs_reg, | |
d55ee72f | 629 | |
3873ba12 L |
630 | eAX_reg, |
631 | eCX_reg, | |
632 | eDX_reg, | |
633 | eBX_reg, | |
634 | eSP_reg, | |
635 | eBP_reg, | |
636 | eSI_reg, | |
637 | eDI_reg, | |
d55ee72f | 638 | |
3873ba12 L |
639 | al_reg, |
640 | cl_reg, | |
641 | dl_reg, | |
642 | bl_reg, | |
643 | ah_reg, | |
644 | ch_reg, | |
645 | dh_reg, | |
646 | bh_reg, | |
d55ee72f | 647 | |
3873ba12 L |
648 | ax_reg, |
649 | cx_reg, | |
650 | dx_reg, | |
651 | bx_reg, | |
652 | sp_reg, | |
653 | bp_reg, | |
654 | si_reg, | |
655 | di_reg, | |
d55ee72f | 656 | |
3873ba12 L |
657 | rAX_reg, |
658 | rCX_reg, | |
659 | rDX_reg, | |
660 | rBX_reg, | |
661 | rSP_reg, | |
662 | rBP_reg, | |
663 | rSI_reg, | |
664 | rDI_reg, | |
d55ee72f | 665 | |
3873ba12 L |
666 | z_mode_ax_reg, |
667 | indir_dx_reg | |
51e7da1b | 668 | }; |
252b5132 | 669 | |
51e7da1b L |
670 | enum |
671 | { | |
672 | FLOATCODE = 1, | |
3873ba12 L |
673 | USE_REG_TABLE, |
674 | USE_MOD_TABLE, | |
675 | USE_RM_TABLE, | |
676 | USE_PREFIX_TABLE, | |
677 | USE_X86_64_TABLE, | |
678 | USE_3BYTE_TABLE, | |
f88c9eb0 | 679 | USE_XOP_8F_TABLE, |
3873ba12 L |
680 | USE_VEX_C4_TABLE, |
681 | USE_VEX_C5_TABLE, | |
9e30b8e0 | 682 | USE_VEX_LEN_TABLE, |
43234a1e L |
683 | USE_VEX_W_TABLE, |
684 | USE_EVEX_TABLE | |
51e7da1b | 685 | }; |
6439fc28 | 686 | |
bf890a93 | 687 | #define FLOAT NULL, { { NULL, FLOATCODE } }, 0 |
4efba78c | 688 | |
bf890a93 IT |
689 | #define DIS386(T, I) NULL, { { NULL, (T)}, { NULL, (I) } }, 0 |
690 | #define DIS386_PREFIX(T, I, P) NULL, { { NULL, (T)}, { NULL, (I) } }, P | |
1ceb70f8 L |
691 | #define REG_TABLE(I) DIS386 (USE_REG_TABLE, (I)) |
692 | #define MOD_TABLE(I) DIS386 (USE_MOD_TABLE, (I)) | |
693 | #define RM_TABLE(I) DIS386 (USE_RM_TABLE, (I)) | |
694 | #define PREFIX_TABLE(I) DIS386 (USE_PREFIX_TABLE, (I)) | |
4e7d34a6 L |
695 | #define X86_64_TABLE(I) DIS386 (USE_X86_64_TABLE, (I)) |
696 | #define THREE_BYTE_TABLE(I) DIS386 (USE_3BYTE_TABLE, (I)) | |
bf890a93 | 697 | #define THREE_BYTE_TABLE_PREFIX(I, P) DIS386_PREFIX (USE_3BYTE_TABLE, (I), P) |
f88c9eb0 | 698 | #define XOP_8F_TABLE(I) DIS386 (USE_XOP_8F_TABLE, (I)) |
c0f3af97 L |
699 | #define VEX_C4_TABLE(I) DIS386 (USE_VEX_C4_TABLE, (I)) |
700 | #define VEX_C5_TABLE(I) DIS386 (USE_VEX_C5_TABLE, (I)) | |
701 | #define VEX_LEN_TABLE(I) DIS386 (USE_VEX_LEN_TABLE, (I)) | |
9e30b8e0 | 702 | #define VEX_W_TABLE(I) DIS386 (USE_VEX_W_TABLE, (I)) |
43234a1e | 703 | #define EVEX_TABLE(I) DIS386 (USE_EVEX_TABLE, (I)) |
1ceb70f8 | 704 | |
51e7da1b L |
705 | enum |
706 | { | |
707 | REG_80 = 0, | |
3873ba12 | 708 | REG_81, |
8b89fe14 | 709 | REG_82, |
7148c369 | 710 | REG_83, |
3873ba12 L |
711 | REG_8F, |
712 | REG_C0, | |
713 | REG_C1, | |
714 | REG_C6, | |
715 | REG_C7, | |
716 | REG_D0, | |
717 | REG_D1, | |
718 | REG_D2, | |
719 | REG_D3, | |
720 | REG_F6, | |
721 | REG_F7, | |
722 | REG_FE, | |
723 | REG_FF, | |
724 | REG_0F00, | |
725 | REG_0F01, | |
726 | REG_0F0D, | |
727 | REG_0F18, | |
728 | REG_0F71, | |
729 | REG_0F72, | |
730 | REG_0F73, | |
731 | REG_0FA6, | |
732 | REG_0FA7, | |
733 | REG_0FAE, | |
734 | REG_0FBA, | |
735 | REG_0FC7, | |
592a252b L |
736 | REG_VEX_0F71, |
737 | REG_VEX_0F72, | |
738 | REG_VEX_0F73, | |
739 | REG_VEX_0FAE, | |
f12dc422 | 740 | REG_VEX_0F38F3, |
f88c9eb0 | 741 | REG_XOP_LWPCB, |
2a2a0f38 QN |
742 | REG_XOP_LWP, |
743 | REG_XOP_TBM_01, | |
43234a1e L |
744 | REG_XOP_TBM_02, |
745 | ||
1ba585e8 | 746 | REG_EVEX_0F71, |
43234a1e L |
747 | REG_EVEX_0F72, |
748 | REG_EVEX_0F73, | |
749 | REG_EVEX_0F38C6, | |
750 | REG_EVEX_0F38C7 | |
51e7da1b | 751 | }; |
1ceb70f8 | 752 | |
51e7da1b L |
753 | enum |
754 | { | |
755 | MOD_8D = 0, | |
42164a71 L |
756 | MOD_C6_REG_7, |
757 | MOD_C7_REG_7, | |
4a357820 MZ |
758 | MOD_FF_REG_3, |
759 | MOD_FF_REG_5, | |
3873ba12 L |
760 | MOD_0F01_REG_0, |
761 | MOD_0F01_REG_1, | |
762 | MOD_0F01_REG_2, | |
763 | MOD_0F01_REG_3, | |
8eab4136 | 764 | MOD_0F01_REG_5, |
3873ba12 L |
765 | MOD_0F01_REG_7, |
766 | MOD_0F12_PREFIX_0, | |
767 | MOD_0F13, | |
768 | MOD_0F16_PREFIX_0, | |
769 | MOD_0F17, | |
770 | MOD_0F18_REG_0, | |
771 | MOD_0F18_REG_1, | |
772 | MOD_0F18_REG_2, | |
773 | MOD_0F18_REG_3, | |
d7189fa5 RM |
774 | MOD_0F18_REG_4, |
775 | MOD_0F18_REG_5, | |
776 | MOD_0F18_REG_6, | |
777 | MOD_0F18_REG_7, | |
7e8b059b L |
778 | MOD_0F1A_PREFIX_0, |
779 | MOD_0F1B_PREFIX_0, | |
780 | MOD_0F1B_PREFIX_1, | |
3873ba12 L |
781 | MOD_0F24, |
782 | MOD_0F26, | |
783 | MOD_0F2B_PREFIX_0, | |
784 | MOD_0F2B_PREFIX_1, | |
785 | MOD_0F2B_PREFIX_2, | |
786 | MOD_0F2B_PREFIX_3, | |
787 | MOD_0F51, | |
788 | MOD_0F71_REG_2, | |
789 | MOD_0F71_REG_4, | |
790 | MOD_0F71_REG_6, | |
791 | MOD_0F72_REG_2, | |
792 | MOD_0F72_REG_4, | |
793 | MOD_0F72_REG_6, | |
794 | MOD_0F73_REG_2, | |
795 | MOD_0F73_REG_3, | |
796 | MOD_0F73_REG_6, | |
797 | MOD_0F73_REG_7, | |
798 | MOD_0FAE_REG_0, | |
799 | MOD_0FAE_REG_1, | |
800 | MOD_0FAE_REG_2, | |
801 | MOD_0FAE_REG_3, | |
802 | MOD_0FAE_REG_4, | |
803 | MOD_0FAE_REG_5, | |
804 | MOD_0FAE_REG_6, | |
805 | MOD_0FAE_REG_7, | |
806 | MOD_0FB2, | |
807 | MOD_0FB4, | |
808 | MOD_0FB5, | |
a8484f96 | 809 | MOD_0FC3, |
963f3586 IT |
810 | MOD_0FC7_REG_3, |
811 | MOD_0FC7_REG_4, | |
812 | MOD_0FC7_REG_5, | |
3873ba12 L |
813 | MOD_0FC7_REG_6, |
814 | MOD_0FC7_REG_7, | |
815 | MOD_0FD7, | |
816 | MOD_0FE7_PREFIX_2, | |
817 | MOD_0FF0_PREFIX_3, | |
818 | MOD_0F382A_PREFIX_2, | |
819 | MOD_62_32BIT, | |
820 | MOD_C4_32BIT, | |
821 | MOD_C5_32BIT, | |
592a252b L |
822 | MOD_VEX_0F12_PREFIX_0, |
823 | MOD_VEX_0F13, | |
824 | MOD_VEX_0F16_PREFIX_0, | |
825 | MOD_VEX_0F17, | |
826 | MOD_VEX_0F2B, | |
ab4e4ed5 AF |
827 | MOD_VEX_W_0_0F41_P_0_LEN_1, |
828 | MOD_VEX_W_1_0F41_P_0_LEN_1, | |
829 | MOD_VEX_W_0_0F41_P_2_LEN_1, | |
830 | MOD_VEX_W_1_0F41_P_2_LEN_1, | |
831 | MOD_VEX_W_0_0F42_P_0_LEN_1, | |
832 | MOD_VEX_W_1_0F42_P_0_LEN_1, | |
833 | MOD_VEX_W_0_0F42_P_2_LEN_1, | |
834 | MOD_VEX_W_1_0F42_P_2_LEN_1, | |
835 | MOD_VEX_W_0_0F44_P_0_LEN_1, | |
836 | MOD_VEX_W_1_0F44_P_0_LEN_1, | |
837 | MOD_VEX_W_0_0F44_P_2_LEN_1, | |
838 | MOD_VEX_W_1_0F44_P_2_LEN_1, | |
839 | MOD_VEX_W_0_0F45_P_0_LEN_1, | |
840 | MOD_VEX_W_1_0F45_P_0_LEN_1, | |
841 | MOD_VEX_W_0_0F45_P_2_LEN_1, | |
842 | MOD_VEX_W_1_0F45_P_2_LEN_1, | |
843 | MOD_VEX_W_0_0F46_P_0_LEN_1, | |
844 | MOD_VEX_W_1_0F46_P_0_LEN_1, | |
845 | MOD_VEX_W_0_0F46_P_2_LEN_1, | |
846 | MOD_VEX_W_1_0F46_P_2_LEN_1, | |
847 | MOD_VEX_W_0_0F47_P_0_LEN_1, | |
848 | MOD_VEX_W_1_0F47_P_0_LEN_1, | |
849 | MOD_VEX_W_0_0F47_P_2_LEN_1, | |
850 | MOD_VEX_W_1_0F47_P_2_LEN_1, | |
851 | MOD_VEX_W_0_0F4A_P_0_LEN_1, | |
852 | MOD_VEX_W_1_0F4A_P_0_LEN_1, | |
853 | MOD_VEX_W_0_0F4A_P_2_LEN_1, | |
854 | MOD_VEX_W_1_0F4A_P_2_LEN_1, | |
855 | MOD_VEX_W_0_0F4B_P_0_LEN_1, | |
856 | MOD_VEX_W_1_0F4B_P_0_LEN_1, | |
857 | MOD_VEX_W_0_0F4B_P_2_LEN_1, | |
592a252b L |
858 | MOD_VEX_0F50, |
859 | MOD_VEX_0F71_REG_2, | |
860 | MOD_VEX_0F71_REG_4, | |
861 | MOD_VEX_0F71_REG_6, | |
862 | MOD_VEX_0F72_REG_2, | |
863 | MOD_VEX_0F72_REG_4, | |
864 | MOD_VEX_0F72_REG_6, | |
865 | MOD_VEX_0F73_REG_2, | |
866 | MOD_VEX_0F73_REG_3, | |
867 | MOD_VEX_0F73_REG_6, | |
868 | MOD_VEX_0F73_REG_7, | |
ab4e4ed5 AF |
869 | MOD_VEX_W_0_0F91_P_0_LEN_0, |
870 | MOD_VEX_W_1_0F91_P_0_LEN_0, | |
871 | MOD_VEX_W_0_0F91_P_2_LEN_0, | |
872 | MOD_VEX_W_1_0F91_P_2_LEN_0, | |
873 | MOD_VEX_W_0_0F92_P_0_LEN_0, | |
874 | MOD_VEX_W_0_0F92_P_2_LEN_0, | |
875 | MOD_VEX_W_0_0F92_P_3_LEN_0, | |
876 | MOD_VEX_W_1_0F92_P_3_LEN_0, | |
877 | MOD_VEX_W_0_0F93_P_0_LEN_0, | |
878 | MOD_VEX_W_0_0F93_P_2_LEN_0, | |
879 | MOD_VEX_W_0_0F93_P_3_LEN_0, | |
880 | MOD_VEX_W_1_0F93_P_3_LEN_0, | |
881 | MOD_VEX_W_0_0F98_P_0_LEN_0, | |
882 | MOD_VEX_W_1_0F98_P_0_LEN_0, | |
883 | MOD_VEX_W_0_0F98_P_2_LEN_0, | |
884 | MOD_VEX_W_1_0F98_P_2_LEN_0, | |
885 | MOD_VEX_W_0_0F99_P_0_LEN_0, | |
886 | MOD_VEX_W_1_0F99_P_0_LEN_0, | |
887 | MOD_VEX_W_0_0F99_P_2_LEN_0, | |
888 | MOD_VEX_W_1_0F99_P_2_LEN_0, | |
592a252b L |
889 | MOD_VEX_0FAE_REG_2, |
890 | MOD_VEX_0FAE_REG_3, | |
891 | MOD_VEX_0FD7_PREFIX_2, | |
892 | MOD_VEX_0FE7_PREFIX_2, | |
893 | MOD_VEX_0FF0_PREFIX_3, | |
592a252b L |
894 | MOD_VEX_0F381A_PREFIX_2, |
895 | MOD_VEX_0F382A_PREFIX_2, | |
896 | MOD_VEX_0F382C_PREFIX_2, | |
897 | MOD_VEX_0F382D_PREFIX_2, | |
898 | MOD_VEX_0F382E_PREFIX_2, | |
6c30d220 L |
899 | MOD_VEX_0F382F_PREFIX_2, |
900 | MOD_VEX_0F385A_PREFIX_2, | |
901 | MOD_VEX_0F388C_PREFIX_2, | |
902 | MOD_VEX_0F388E_PREFIX_2, | |
ab4e4ed5 AF |
903 | MOD_VEX_W_0_0F3A30_P_2_LEN_0, |
904 | MOD_VEX_W_1_0F3A30_P_2_LEN_0, | |
905 | MOD_VEX_W_0_0F3A31_P_2_LEN_0, | |
906 | MOD_VEX_W_1_0F3A31_P_2_LEN_0, | |
907 | MOD_VEX_W_0_0F3A32_P_2_LEN_0, | |
908 | MOD_VEX_W_1_0F3A32_P_2_LEN_0, | |
909 | MOD_VEX_W_0_0F3A33_P_2_LEN_0, | |
910 | MOD_VEX_W_1_0F3A33_P_2_LEN_0, | |
43234a1e L |
911 | |
912 | MOD_EVEX_0F10_PREFIX_1, | |
913 | MOD_EVEX_0F10_PREFIX_3, | |
914 | MOD_EVEX_0F11_PREFIX_1, | |
915 | MOD_EVEX_0F11_PREFIX_3, | |
916 | MOD_EVEX_0F12_PREFIX_0, | |
917 | MOD_EVEX_0F16_PREFIX_0, | |
918 | MOD_EVEX_0F38C6_REG_1, | |
919 | MOD_EVEX_0F38C6_REG_2, | |
920 | MOD_EVEX_0F38C6_REG_5, | |
921 | MOD_EVEX_0F38C6_REG_6, | |
922 | MOD_EVEX_0F38C7_REG_1, | |
923 | MOD_EVEX_0F38C7_REG_2, | |
924 | MOD_EVEX_0F38C7_REG_5, | |
925 | MOD_EVEX_0F38C7_REG_6 | |
51e7da1b | 926 | }; |
1ceb70f8 | 927 | |
51e7da1b L |
928 | enum |
929 | { | |
42164a71 L |
930 | RM_C6_REG_7 = 0, |
931 | RM_C7_REG_7, | |
932 | RM_0F01_REG_0, | |
3873ba12 L |
933 | RM_0F01_REG_1, |
934 | RM_0F01_REG_2, | |
935 | RM_0F01_REG_3, | |
8eab4136 | 936 | RM_0F01_REG_5, |
3873ba12 L |
937 | RM_0F01_REG_7, |
938 | RM_0FAE_REG_5, | |
939 | RM_0FAE_REG_6, | |
940 | RM_0FAE_REG_7 | |
51e7da1b | 941 | }; |
1ceb70f8 | 942 | |
51e7da1b L |
943 | enum |
944 | { | |
945 | PREFIX_90 = 0, | |
3873ba12 L |
946 | PREFIX_0F10, |
947 | PREFIX_0F11, | |
948 | PREFIX_0F12, | |
949 | PREFIX_0F16, | |
7e8b059b L |
950 | PREFIX_0F1A, |
951 | PREFIX_0F1B, | |
3873ba12 L |
952 | PREFIX_0F2A, |
953 | PREFIX_0F2B, | |
954 | PREFIX_0F2C, | |
955 | PREFIX_0F2D, | |
956 | PREFIX_0F2E, | |
957 | PREFIX_0F2F, | |
958 | PREFIX_0F51, | |
959 | PREFIX_0F52, | |
960 | PREFIX_0F53, | |
961 | PREFIX_0F58, | |
962 | PREFIX_0F59, | |
963 | PREFIX_0F5A, | |
964 | PREFIX_0F5B, | |
965 | PREFIX_0F5C, | |
966 | PREFIX_0F5D, | |
967 | PREFIX_0F5E, | |
968 | PREFIX_0F5F, | |
969 | PREFIX_0F60, | |
970 | PREFIX_0F61, | |
971 | PREFIX_0F62, | |
972 | PREFIX_0F6C, | |
973 | PREFIX_0F6D, | |
974 | PREFIX_0F6F, | |
975 | PREFIX_0F70, | |
976 | PREFIX_0F73_REG_3, | |
977 | PREFIX_0F73_REG_7, | |
978 | PREFIX_0F78, | |
979 | PREFIX_0F79, | |
980 | PREFIX_0F7C, | |
981 | PREFIX_0F7D, | |
982 | PREFIX_0F7E, | |
983 | PREFIX_0F7F, | |
c7b8aa3a L |
984 | PREFIX_0FAE_REG_0, |
985 | PREFIX_0FAE_REG_1, | |
986 | PREFIX_0FAE_REG_2, | |
987 | PREFIX_0FAE_REG_3, | |
6b40c462 L |
988 | PREFIX_MOD_0_0FAE_REG_4, |
989 | PREFIX_MOD_3_0FAE_REG_4, | |
c5e7287a | 990 | PREFIX_0FAE_REG_6, |
963f3586 | 991 | PREFIX_0FAE_REG_7, |
3873ba12 | 992 | PREFIX_0FB8, |
f12dc422 | 993 | PREFIX_0FBC, |
3873ba12 L |
994 | PREFIX_0FBD, |
995 | PREFIX_0FC2, | |
a8484f96 | 996 | PREFIX_MOD_0_0FC3, |
f24bcbaa L |
997 | PREFIX_MOD_0_0FC7_REG_6, |
998 | PREFIX_MOD_3_0FC7_REG_6, | |
999 | PREFIX_MOD_3_0FC7_REG_7, | |
3873ba12 L |
1000 | PREFIX_0FD0, |
1001 | PREFIX_0FD6, | |
1002 | PREFIX_0FE6, | |
1003 | PREFIX_0FE7, | |
1004 | PREFIX_0FF0, | |
1005 | PREFIX_0FF7, | |
1006 | PREFIX_0F3810, | |
1007 | PREFIX_0F3814, | |
1008 | PREFIX_0F3815, | |
1009 | PREFIX_0F3817, | |
1010 | PREFIX_0F3820, | |
1011 | PREFIX_0F3821, | |
1012 | PREFIX_0F3822, | |
1013 | PREFIX_0F3823, | |
1014 | PREFIX_0F3824, | |
1015 | PREFIX_0F3825, | |
1016 | PREFIX_0F3828, | |
1017 | PREFIX_0F3829, | |
1018 | PREFIX_0F382A, | |
1019 | PREFIX_0F382B, | |
1020 | PREFIX_0F3830, | |
1021 | PREFIX_0F3831, | |
1022 | PREFIX_0F3832, | |
1023 | PREFIX_0F3833, | |
1024 | PREFIX_0F3834, | |
1025 | PREFIX_0F3835, | |
1026 | PREFIX_0F3837, | |
1027 | PREFIX_0F3838, | |
1028 | PREFIX_0F3839, | |
1029 | PREFIX_0F383A, | |
1030 | PREFIX_0F383B, | |
1031 | PREFIX_0F383C, | |
1032 | PREFIX_0F383D, | |
1033 | PREFIX_0F383E, | |
1034 | PREFIX_0F383F, | |
1035 | PREFIX_0F3840, | |
1036 | PREFIX_0F3841, | |
1037 | PREFIX_0F3880, | |
1038 | PREFIX_0F3881, | |
6c30d220 | 1039 | PREFIX_0F3882, |
a0046408 L |
1040 | PREFIX_0F38C8, |
1041 | PREFIX_0F38C9, | |
1042 | PREFIX_0F38CA, | |
1043 | PREFIX_0F38CB, | |
1044 | PREFIX_0F38CC, | |
1045 | PREFIX_0F38CD, | |
3873ba12 L |
1046 | PREFIX_0F38DB, |
1047 | PREFIX_0F38DC, | |
1048 | PREFIX_0F38DD, | |
1049 | PREFIX_0F38DE, | |
1050 | PREFIX_0F38DF, | |
1051 | PREFIX_0F38F0, | |
1052 | PREFIX_0F38F1, | |
e2e1fcde | 1053 | PREFIX_0F38F6, |
3873ba12 L |
1054 | PREFIX_0F3A08, |
1055 | PREFIX_0F3A09, | |
1056 | PREFIX_0F3A0A, | |
1057 | PREFIX_0F3A0B, | |
1058 | PREFIX_0F3A0C, | |
1059 | PREFIX_0F3A0D, | |
1060 | PREFIX_0F3A0E, | |
1061 | PREFIX_0F3A14, | |
1062 | PREFIX_0F3A15, | |
1063 | PREFIX_0F3A16, | |
1064 | PREFIX_0F3A17, | |
1065 | PREFIX_0F3A20, | |
1066 | PREFIX_0F3A21, | |
1067 | PREFIX_0F3A22, | |
1068 | PREFIX_0F3A40, | |
1069 | PREFIX_0F3A41, | |
1070 | PREFIX_0F3A42, | |
1071 | PREFIX_0F3A44, | |
1072 | PREFIX_0F3A60, | |
1073 | PREFIX_0F3A61, | |
1074 | PREFIX_0F3A62, | |
1075 | PREFIX_0F3A63, | |
a0046408 | 1076 | PREFIX_0F3ACC, |
3873ba12 | 1077 | PREFIX_0F3ADF, |
592a252b L |
1078 | PREFIX_VEX_0F10, |
1079 | PREFIX_VEX_0F11, | |
1080 | PREFIX_VEX_0F12, | |
1081 | PREFIX_VEX_0F16, | |
1082 | PREFIX_VEX_0F2A, | |
1083 | PREFIX_VEX_0F2C, | |
1084 | PREFIX_VEX_0F2D, | |
1085 | PREFIX_VEX_0F2E, | |
1086 | PREFIX_VEX_0F2F, | |
43234a1e L |
1087 | PREFIX_VEX_0F41, |
1088 | PREFIX_VEX_0F42, | |
1089 | PREFIX_VEX_0F44, | |
1090 | PREFIX_VEX_0F45, | |
1091 | PREFIX_VEX_0F46, | |
1092 | PREFIX_VEX_0F47, | |
1ba585e8 | 1093 | PREFIX_VEX_0F4A, |
43234a1e | 1094 | PREFIX_VEX_0F4B, |
592a252b L |
1095 | PREFIX_VEX_0F51, |
1096 | PREFIX_VEX_0F52, | |
1097 | PREFIX_VEX_0F53, | |
1098 | PREFIX_VEX_0F58, | |
1099 | PREFIX_VEX_0F59, | |
1100 | PREFIX_VEX_0F5A, | |
1101 | PREFIX_VEX_0F5B, | |
1102 | PREFIX_VEX_0F5C, | |
1103 | PREFIX_VEX_0F5D, | |
1104 | PREFIX_VEX_0F5E, | |
1105 | PREFIX_VEX_0F5F, | |
1106 | PREFIX_VEX_0F60, | |
1107 | PREFIX_VEX_0F61, | |
1108 | PREFIX_VEX_0F62, | |
1109 | PREFIX_VEX_0F63, | |
1110 | PREFIX_VEX_0F64, | |
1111 | PREFIX_VEX_0F65, | |
1112 | PREFIX_VEX_0F66, | |
1113 | PREFIX_VEX_0F67, | |
1114 | PREFIX_VEX_0F68, | |
1115 | PREFIX_VEX_0F69, | |
1116 | PREFIX_VEX_0F6A, | |
1117 | PREFIX_VEX_0F6B, | |
1118 | PREFIX_VEX_0F6C, | |
1119 | PREFIX_VEX_0F6D, | |
1120 | PREFIX_VEX_0F6E, | |
1121 | PREFIX_VEX_0F6F, | |
1122 | PREFIX_VEX_0F70, | |
1123 | PREFIX_VEX_0F71_REG_2, | |
1124 | PREFIX_VEX_0F71_REG_4, | |
1125 | PREFIX_VEX_0F71_REG_6, | |
1126 | PREFIX_VEX_0F72_REG_2, | |
1127 | PREFIX_VEX_0F72_REG_4, | |
1128 | PREFIX_VEX_0F72_REG_6, | |
1129 | PREFIX_VEX_0F73_REG_2, | |
1130 | PREFIX_VEX_0F73_REG_3, | |
1131 | PREFIX_VEX_0F73_REG_6, | |
1132 | PREFIX_VEX_0F73_REG_7, | |
1133 | PREFIX_VEX_0F74, | |
1134 | PREFIX_VEX_0F75, | |
1135 | PREFIX_VEX_0F76, | |
1136 | PREFIX_VEX_0F77, | |
1137 | PREFIX_VEX_0F7C, | |
1138 | PREFIX_VEX_0F7D, | |
1139 | PREFIX_VEX_0F7E, | |
1140 | PREFIX_VEX_0F7F, | |
43234a1e L |
1141 | PREFIX_VEX_0F90, |
1142 | PREFIX_VEX_0F91, | |
1143 | PREFIX_VEX_0F92, | |
1144 | PREFIX_VEX_0F93, | |
1145 | PREFIX_VEX_0F98, | |
1ba585e8 | 1146 | PREFIX_VEX_0F99, |
592a252b L |
1147 | PREFIX_VEX_0FC2, |
1148 | PREFIX_VEX_0FC4, | |
1149 | PREFIX_VEX_0FC5, | |
1150 | PREFIX_VEX_0FD0, | |
1151 | PREFIX_VEX_0FD1, | |
1152 | PREFIX_VEX_0FD2, | |
1153 | PREFIX_VEX_0FD3, | |
1154 | PREFIX_VEX_0FD4, | |
1155 | PREFIX_VEX_0FD5, | |
1156 | PREFIX_VEX_0FD6, | |
1157 | PREFIX_VEX_0FD7, | |
1158 | PREFIX_VEX_0FD8, | |
1159 | PREFIX_VEX_0FD9, | |
1160 | PREFIX_VEX_0FDA, | |
1161 | PREFIX_VEX_0FDB, | |
1162 | PREFIX_VEX_0FDC, | |
1163 | PREFIX_VEX_0FDD, | |
1164 | PREFIX_VEX_0FDE, | |
1165 | PREFIX_VEX_0FDF, | |
1166 | PREFIX_VEX_0FE0, | |
1167 | PREFIX_VEX_0FE1, | |
1168 | PREFIX_VEX_0FE2, | |
1169 | PREFIX_VEX_0FE3, | |
1170 | PREFIX_VEX_0FE4, | |
1171 | PREFIX_VEX_0FE5, | |
1172 | PREFIX_VEX_0FE6, | |
1173 | PREFIX_VEX_0FE7, | |
1174 | PREFIX_VEX_0FE8, | |
1175 | PREFIX_VEX_0FE9, | |
1176 | PREFIX_VEX_0FEA, | |
1177 | PREFIX_VEX_0FEB, | |
1178 | PREFIX_VEX_0FEC, | |
1179 | PREFIX_VEX_0FED, | |
1180 | PREFIX_VEX_0FEE, | |
1181 | PREFIX_VEX_0FEF, | |
1182 | PREFIX_VEX_0FF0, | |
1183 | PREFIX_VEX_0FF1, | |
1184 | PREFIX_VEX_0FF2, | |
1185 | PREFIX_VEX_0FF3, | |
1186 | PREFIX_VEX_0FF4, | |
1187 | PREFIX_VEX_0FF5, | |
1188 | PREFIX_VEX_0FF6, | |
1189 | PREFIX_VEX_0FF7, | |
1190 | PREFIX_VEX_0FF8, | |
1191 | PREFIX_VEX_0FF9, | |
1192 | PREFIX_VEX_0FFA, | |
1193 | PREFIX_VEX_0FFB, | |
1194 | PREFIX_VEX_0FFC, | |
1195 | PREFIX_VEX_0FFD, | |
1196 | PREFIX_VEX_0FFE, | |
1197 | PREFIX_VEX_0F3800, | |
1198 | PREFIX_VEX_0F3801, | |
1199 | PREFIX_VEX_0F3802, | |
1200 | PREFIX_VEX_0F3803, | |
1201 | PREFIX_VEX_0F3804, | |
1202 | PREFIX_VEX_0F3805, | |
1203 | PREFIX_VEX_0F3806, | |
1204 | PREFIX_VEX_0F3807, | |
1205 | PREFIX_VEX_0F3808, | |
1206 | PREFIX_VEX_0F3809, | |
1207 | PREFIX_VEX_0F380A, | |
1208 | PREFIX_VEX_0F380B, | |
1209 | PREFIX_VEX_0F380C, | |
1210 | PREFIX_VEX_0F380D, | |
1211 | PREFIX_VEX_0F380E, | |
1212 | PREFIX_VEX_0F380F, | |
1213 | PREFIX_VEX_0F3813, | |
6c30d220 | 1214 | PREFIX_VEX_0F3816, |
592a252b L |
1215 | PREFIX_VEX_0F3817, |
1216 | PREFIX_VEX_0F3818, | |
1217 | PREFIX_VEX_0F3819, | |
1218 | PREFIX_VEX_0F381A, | |
1219 | PREFIX_VEX_0F381C, | |
1220 | PREFIX_VEX_0F381D, | |
1221 | PREFIX_VEX_0F381E, | |
1222 | PREFIX_VEX_0F3820, | |
1223 | PREFIX_VEX_0F3821, | |
1224 | PREFIX_VEX_0F3822, | |
1225 | PREFIX_VEX_0F3823, | |
1226 | PREFIX_VEX_0F3824, | |
1227 | PREFIX_VEX_0F3825, | |
1228 | PREFIX_VEX_0F3828, | |
1229 | PREFIX_VEX_0F3829, | |
1230 | PREFIX_VEX_0F382A, | |
1231 | PREFIX_VEX_0F382B, | |
1232 | PREFIX_VEX_0F382C, | |
1233 | PREFIX_VEX_0F382D, | |
1234 | PREFIX_VEX_0F382E, | |
1235 | PREFIX_VEX_0F382F, | |
1236 | PREFIX_VEX_0F3830, | |
1237 | PREFIX_VEX_0F3831, | |
1238 | PREFIX_VEX_0F3832, | |
1239 | PREFIX_VEX_0F3833, | |
1240 | PREFIX_VEX_0F3834, | |
1241 | PREFIX_VEX_0F3835, | |
6c30d220 | 1242 | PREFIX_VEX_0F3836, |
592a252b L |
1243 | PREFIX_VEX_0F3837, |
1244 | PREFIX_VEX_0F3838, | |
1245 | PREFIX_VEX_0F3839, | |
1246 | PREFIX_VEX_0F383A, | |
1247 | PREFIX_VEX_0F383B, | |
1248 | PREFIX_VEX_0F383C, | |
1249 | PREFIX_VEX_0F383D, | |
1250 | PREFIX_VEX_0F383E, | |
1251 | PREFIX_VEX_0F383F, | |
1252 | PREFIX_VEX_0F3840, | |
1253 | PREFIX_VEX_0F3841, | |
6c30d220 L |
1254 | PREFIX_VEX_0F3845, |
1255 | PREFIX_VEX_0F3846, | |
1256 | PREFIX_VEX_0F3847, | |
1257 | PREFIX_VEX_0F3858, | |
1258 | PREFIX_VEX_0F3859, | |
1259 | PREFIX_VEX_0F385A, | |
1260 | PREFIX_VEX_0F3878, | |
1261 | PREFIX_VEX_0F3879, | |
1262 | PREFIX_VEX_0F388C, | |
1263 | PREFIX_VEX_0F388E, | |
1264 | PREFIX_VEX_0F3890, | |
1265 | PREFIX_VEX_0F3891, | |
1266 | PREFIX_VEX_0F3892, | |
1267 | PREFIX_VEX_0F3893, | |
592a252b L |
1268 | PREFIX_VEX_0F3896, |
1269 | PREFIX_VEX_0F3897, | |
1270 | PREFIX_VEX_0F3898, | |
1271 | PREFIX_VEX_0F3899, | |
1272 | PREFIX_VEX_0F389A, | |
1273 | PREFIX_VEX_0F389B, | |
1274 | PREFIX_VEX_0F389C, | |
1275 | PREFIX_VEX_0F389D, | |
1276 | PREFIX_VEX_0F389E, | |
1277 | PREFIX_VEX_0F389F, | |
1278 | PREFIX_VEX_0F38A6, | |
1279 | PREFIX_VEX_0F38A7, | |
1280 | PREFIX_VEX_0F38A8, | |
1281 | PREFIX_VEX_0F38A9, | |
1282 | PREFIX_VEX_0F38AA, | |
1283 | PREFIX_VEX_0F38AB, | |
1284 | PREFIX_VEX_0F38AC, | |
1285 | PREFIX_VEX_0F38AD, | |
1286 | PREFIX_VEX_0F38AE, | |
1287 | PREFIX_VEX_0F38AF, | |
1288 | PREFIX_VEX_0F38B6, | |
1289 | PREFIX_VEX_0F38B7, | |
1290 | PREFIX_VEX_0F38B8, | |
1291 | PREFIX_VEX_0F38B9, | |
1292 | PREFIX_VEX_0F38BA, | |
1293 | PREFIX_VEX_0F38BB, | |
1294 | PREFIX_VEX_0F38BC, | |
1295 | PREFIX_VEX_0F38BD, | |
1296 | PREFIX_VEX_0F38BE, | |
1297 | PREFIX_VEX_0F38BF, | |
1298 | PREFIX_VEX_0F38DB, | |
1299 | PREFIX_VEX_0F38DC, | |
1300 | PREFIX_VEX_0F38DD, | |
1301 | PREFIX_VEX_0F38DE, | |
1302 | PREFIX_VEX_0F38DF, | |
f12dc422 L |
1303 | PREFIX_VEX_0F38F2, |
1304 | PREFIX_VEX_0F38F3_REG_1, | |
1305 | PREFIX_VEX_0F38F3_REG_2, | |
1306 | PREFIX_VEX_0F38F3_REG_3, | |
6c30d220 L |
1307 | PREFIX_VEX_0F38F5, |
1308 | PREFIX_VEX_0F38F6, | |
f12dc422 | 1309 | PREFIX_VEX_0F38F7, |
6c30d220 L |
1310 | PREFIX_VEX_0F3A00, |
1311 | PREFIX_VEX_0F3A01, | |
1312 | PREFIX_VEX_0F3A02, | |
592a252b L |
1313 | PREFIX_VEX_0F3A04, |
1314 | PREFIX_VEX_0F3A05, | |
1315 | PREFIX_VEX_0F3A06, | |
1316 | PREFIX_VEX_0F3A08, | |
1317 | PREFIX_VEX_0F3A09, | |
1318 | PREFIX_VEX_0F3A0A, | |
1319 | PREFIX_VEX_0F3A0B, | |
1320 | PREFIX_VEX_0F3A0C, | |
1321 | PREFIX_VEX_0F3A0D, | |
1322 | PREFIX_VEX_0F3A0E, | |
1323 | PREFIX_VEX_0F3A0F, | |
1324 | PREFIX_VEX_0F3A14, | |
1325 | PREFIX_VEX_0F3A15, | |
1326 | PREFIX_VEX_0F3A16, | |
1327 | PREFIX_VEX_0F3A17, | |
1328 | PREFIX_VEX_0F3A18, | |
1329 | PREFIX_VEX_0F3A19, | |
1330 | PREFIX_VEX_0F3A1D, | |
1331 | PREFIX_VEX_0F3A20, | |
1332 | PREFIX_VEX_0F3A21, | |
1333 | PREFIX_VEX_0F3A22, | |
43234a1e | 1334 | PREFIX_VEX_0F3A30, |
1ba585e8 | 1335 | PREFIX_VEX_0F3A31, |
43234a1e | 1336 | PREFIX_VEX_0F3A32, |
1ba585e8 | 1337 | PREFIX_VEX_0F3A33, |
6c30d220 L |
1338 | PREFIX_VEX_0F3A38, |
1339 | PREFIX_VEX_0F3A39, | |
592a252b L |
1340 | PREFIX_VEX_0F3A40, |
1341 | PREFIX_VEX_0F3A41, | |
1342 | PREFIX_VEX_0F3A42, | |
1343 | PREFIX_VEX_0F3A44, | |
6c30d220 | 1344 | PREFIX_VEX_0F3A46, |
592a252b L |
1345 | PREFIX_VEX_0F3A48, |
1346 | PREFIX_VEX_0F3A49, | |
1347 | PREFIX_VEX_0F3A4A, | |
1348 | PREFIX_VEX_0F3A4B, | |
1349 | PREFIX_VEX_0F3A4C, | |
1350 | PREFIX_VEX_0F3A5C, | |
1351 | PREFIX_VEX_0F3A5D, | |
1352 | PREFIX_VEX_0F3A5E, | |
1353 | PREFIX_VEX_0F3A5F, | |
1354 | PREFIX_VEX_0F3A60, | |
1355 | PREFIX_VEX_0F3A61, | |
1356 | PREFIX_VEX_0F3A62, | |
1357 | PREFIX_VEX_0F3A63, | |
1358 | PREFIX_VEX_0F3A68, | |
1359 | PREFIX_VEX_0F3A69, | |
1360 | PREFIX_VEX_0F3A6A, | |
1361 | PREFIX_VEX_0F3A6B, | |
1362 | PREFIX_VEX_0F3A6C, | |
1363 | PREFIX_VEX_0F3A6D, | |
1364 | PREFIX_VEX_0F3A6E, | |
1365 | PREFIX_VEX_0F3A6F, | |
1366 | PREFIX_VEX_0F3A78, | |
1367 | PREFIX_VEX_0F3A79, | |
1368 | PREFIX_VEX_0F3A7A, | |
1369 | PREFIX_VEX_0F3A7B, | |
1370 | PREFIX_VEX_0F3A7C, | |
1371 | PREFIX_VEX_0F3A7D, | |
1372 | PREFIX_VEX_0F3A7E, | |
1373 | PREFIX_VEX_0F3A7F, | |
6c30d220 | 1374 | PREFIX_VEX_0F3ADF, |
43234a1e L |
1375 | PREFIX_VEX_0F3AF0, |
1376 | ||
1377 | PREFIX_EVEX_0F10, | |
1378 | PREFIX_EVEX_0F11, | |
1379 | PREFIX_EVEX_0F12, | |
1380 | PREFIX_EVEX_0F13, | |
1381 | PREFIX_EVEX_0F14, | |
1382 | PREFIX_EVEX_0F15, | |
1383 | PREFIX_EVEX_0F16, | |
1384 | PREFIX_EVEX_0F17, | |
1385 | PREFIX_EVEX_0F28, | |
1386 | PREFIX_EVEX_0F29, | |
1387 | PREFIX_EVEX_0F2A, | |
1388 | PREFIX_EVEX_0F2B, | |
1389 | PREFIX_EVEX_0F2C, | |
1390 | PREFIX_EVEX_0F2D, | |
1391 | PREFIX_EVEX_0F2E, | |
1392 | PREFIX_EVEX_0F2F, | |
1393 | PREFIX_EVEX_0F51, | |
90a915bf IT |
1394 | PREFIX_EVEX_0F54, |
1395 | PREFIX_EVEX_0F55, | |
1396 | PREFIX_EVEX_0F56, | |
1397 | PREFIX_EVEX_0F57, | |
43234a1e L |
1398 | PREFIX_EVEX_0F58, |
1399 | PREFIX_EVEX_0F59, | |
1400 | PREFIX_EVEX_0F5A, | |
1401 | PREFIX_EVEX_0F5B, | |
1402 | PREFIX_EVEX_0F5C, | |
1403 | PREFIX_EVEX_0F5D, | |
1404 | PREFIX_EVEX_0F5E, | |
1405 | PREFIX_EVEX_0F5F, | |
1ba585e8 IT |
1406 | PREFIX_EVEX_0F60, |
1407 | PREFIX_EVEX_0F61, | |
43234a1e | 1408 | PREFIX_EVEX_0F62, |
1ba585e8 IT |
1409 | PREFIX_EVEX_0F63, |
1410 | PREFIX_EVEX_0F64, | |
1411 | PREFIX_EVEX_0F65, | |
43234a1e | 1412 | PREFIX_EVEX_0F66, |
1ba585e8 IT |
1413 | PREFIX_EVEX_0F67, |
1414 | PREFIX_EVEX_0F68, | |
1415 | PREFIX_EVEX_0F69, | |
43234a1e | 1416 | PREFIX_EVEX_0F6A, |
1ba585e8 | 1417 | PREFIX_EVEX_0F6B, |
43234a1e L |
1418 | PREFIX_EVEX_0F6C, |
1419 | PREFIX_EVEX_0F6D, | |
1420 | PREFIX_EVEX_0F6E, | |
1421 | PREFIX_EVEX_0F6F, | |
1422 | PREFIX_EVEX_0F70, | |
1ba585e8 IT |
1423 | PREFIX_EVEX_0F71_REG_2, |
1424 | PREFIX_EVEX_0F71_REG_4, | |
1425 | PREFIX_EVEX_0F71_REG_6, | |
43234a1e L |
1426 | PREFIX_EVEX_0F72_REG_0, |
1427 | PREFIX_EVEX_0F72_REG_1, | |
1428 | PREFIX_EVEX_0F72_REG_2, | |
1429 | PREFIX_EVEX_0F72_REG_4, | |
1430 | PREFIX_EVEX_0F72_REG_6, | |
1431 | PREFIX_EVEX_0F73_REG_2, | |
1ba585e8 | 1432 | PREFIX_EVEX_0F73_REG_3, |
43234a1e | 1433 | PREFIX_EVEX_0F73_REG_6, |
1ba585e8 IT |
1434 | PREFIX_EVEX_0F73_REG_7, |
1435 | PREFIX_EVEX_0F74, | |
1436 | PREFIX_EVEX_0F75, | |
43234a1e L |
1437 | PREFIX_EVEX_0F76, |
1438 | PREFIX_EVEX_0F78, | |
1439 | PREFIX_EVEX_0F79, | |
1440 | PREFIX_EVEX_0F7A, | |
1441 | PREFIX_EVEX_0F7B, | |
1442 | PREFIX_EVEX_0F7E, | |
1443 | PREFIX_EVEX_0F7F, | |
1444 | PREFIX_EVEX_0FC2, | |
1ba585e8 IT |
1445 | PREFIX_EVEX_0FC4, |
1446 | PREFIX_EVEX_0FC5, | |
43234a1e | 1447 | PREFIX_EVEX_0FC6, |
1ba585e8 | 1448 | PREFIX_EVEX_0FD1, |
43234a1e L |
1449 | PREFIX_EVEX_0FD2, |
1450 | PREFIX_EVEX_0FD3, | |
1451 | PREFIX_EVEX_0FD4, | |
1ba585e8 | 1452 | PREFIX_EVEX_0FD5, |
43234a1e | 1453 | PREFIX_EVEX_0FD6, |
1ba585e8 IT |
1454 | PREFIX_EVEX_0FD8, |
1455 | PREFIX_EVEX_0FD9, | |
1456 | PREFIX_EVEX_0FDA, | |
43234a1e | 1457 | PREFIX_EVEX_0FDB, |
1ba585e8 IT |
1458 | PREFIX_EVEX_0FDC, |
1459 | PREFIX_EVEX_0FDD, | |
1460 | PREFIX_EVEX_0FDE, | |
43234a1e | 1461 | PREFIX_EVEX_0FDF, |
1ba585e8 IT |
1462 | PREFIX_EVEX_0FE0, |
1463 | PREFIX_EVEX_0FE1, | |
43234a1e | 1464 | PREFIX_EVEX_0FE2, |
1ba585e8 IT |
1465 | PREFIX_EVEX_0FE3, |
1466 | PREFIX_EVEX_0FE4, | |
1467 | PREFIX_EVEX_0FE5, | |
43234a1e L |
1468 | PREFIX_EVEX_0FE6, |
1469 | PREFIX_EVEX_0FE7, | |
1ba585e8 IT |
1470 | PREFIX_EVEX_0FE8, |
1471 | PREFIX_EVEX_0FE9, | |
1472 | PREFIX_EVEX_0FEA, | |
43234a1e | 1473 | PREFIX_EVEX_0FEB, |
1ba585e8 IT |
1474 | PREFIX_EVEX_0FEC, |
1475 | PREFIX_EVEX_0FED, | |
1476 | PREFIX_EVEX_0FEE, | |
43234a1e | 1477 | PREFIX_EVEX_0FEF, |
1ba585e8 | 1478 | PREFIX_EVEX_0FF1, |
43234a1e L |
1479 | PREFIX_EVEX_0FF2, |
1480 | PREFIX_EVEX_0FF3, | |
1481 | PREFIX_EVEX_0FF4, | |
1ba585e8 IT |
1482 | PREFIX_EVEX_0FF5, |
1483 | PREFIX_EVEX_0FF6, | |
1484 | PREFIX_EVEX_0FF8, | |
1485 | PREFIX_EVEX_0FF9, | |
43234a1e L |
1486 | PREFIX_EVEX_0FFA, |
1487 | PREFIX_EVEX_0FFB, | |
1ba585e8 IT |
1488 | PREFIX_EVEX_0FFC, |
1489 | PREFIX_EVEX_0FFD, | |
43234a1e | 1490 | PREFIX_EVEX_0FFE, |
1ba585e8 IT |
1491 | PREFIX_EVEX_0F3800, |
1492 | PREFIX_EVEX_0F3804, | |
1493 | PREFIX_EVEX_0F380B, | |
43234a1e L |
1494 | PREFIX_EVEX_0F380C, |
1495 | PREFIX_EVEX_0F380D, | |
1ba585e8 | 1496 | PREFIX_EVEX_0F3810, |
43234a1e L |
1497 | PREFIX_EVEX_0F3811, |
1498 | PREFIX_EVEX_0F3812, | |
1499 | PREFIX_EVEX_0F3813, | |
1500 | PREFIX_EVEX_0F3814, | |
1501 | PREFIX_EVEX_0F3815, | |
1502 | PREFIX_EVEX_0F3816, | |
1503 | PREFIX_EVEX_0F3818, | |
1504 | PREFIX_EVEX_0F3819, | |
1505 | PREFIX_EVEX_0F381A, | |
1506 | PREFIX_EVEX_0F381B, | |
1ba585e8 IT |
1507 | PREFIX_EVEX_0F381C, |
1508 | PREFIX_EVEX_0F381D, | |
43234a1e L |
1509 | PREFIX_EVEX_0F381E, |
1510 | PREFIX_EVEX_0F381F, | |
1ba585e8 | 1511 | PREFIX_EVEX_0F3820, |
43234a1e L |
1512 | PREFIX_EVEX_0F3821, |
1513 | PREFIX_EVEX_0F3822, | |
1514 | PREFIX_EVEX_0F3823, | |
1515 | PREFIX_EVEX_0F3824, | |
1516 | PREFIX_EVEX_0F3825, | |
1ba585e8 | 1517 | PREFIX_EVEX_0F3826, |
43234a1e L |
1518 | PREFIX_EVEX_0F3827, |
1519 | PREFIX_EVEX_0F3828, | |
1520 | PREFIX_EVEX_0F3829, | |
1521 | PREFIX_EVEX_0F382A, | |
1ba585e8 | 1522 | PREFIX_EVEX_0F382B, |
43234a1e L |
1523 | PREFIX_EVEX_0F382C, |
1524 | PREFIX_EVEX_0F382D, | |
1ba585e8 | 1525 | PREFIX_EVEX_0F3830, |
43234a1e L |
1526 | PREFIX_EVEX_0F3831, |
1527 | PREFIX_EVEX_0F3832, | |
1528 | PREFIX_EVEX_0F3833, | |
1529 | PREFIX_EVEX_0F3834, | |
1530 | PREFIX_EVEX_0F3835, | |
1531 | PREFIX_EVEX_0F3836, | |
1532 | PREFIX_EVEX_0F3837, | |
1ba585e8 | 1533 | PREFIX_EVEX_0F3838, |
43234a1e L |
1534 | PREFIX_EVEX_0F3839, |
1535 | PREFIX_EVEX_0F383A, | |
1536 | PREFIX_EVEX_0F383B, | |
1ba585e8 | 1537 | PREFIX_EVEX_0F383C, |
43234a1e | 1538 | PREFIX_EVEX_0F383D, |
1ba585e8 | 1539 | PREFIX_EVEX_0F383E, |
43234a1e L |
1540 | PREFIX_EVEX_0F383F, |
1541 | PREFIX_EVEX_0F3840, | |
1542 | PREFIX_EVEX_0F3842, | |
1543 | PREFIX_EVEX_0F3843, | |
1544 | PREFIX_EVEX_0F3844, | |
1545 | PREFIX_EVEX_0F3845, | |
1546 | PREFIX_EVEX_0F3846, | |
1547 | PREFIX_EVEX_0F3847, | |
1548 | PREFIX_EVEX_0F384C, | |
1549 | PREFIX_EVEX_0F384D, | |
1550 | PREFIX_EVEX_0F384E, | |
1551 | PREFIX_EVEX_0F384F, | |
47acf0bd IT |
1552 | PREFIX_EVEX_0F3852, |
1553 | PREFIX_EVEX_0F3853, | |
43234a1e L |
1554 | PREFIX_EVEX_0F3858, |
1555 | PREFIX_EVEX_0F3859, | |
1556 | PREFIX_EVEX_0F385A, | |
1557 | PREFIX_EVEX_0F385B, | |
1558 | PREFIX_EVEX_0F3864, | |
1559 | PREFIX_EVEX_0F3865, | |
1ba585e8 IT |
1560 | PREFIX_EVEX_0F3866, |
1561 | PREFIX_EVEX_0F3875, | |
43234a1e L |
1562 | PREFIX_EVEX_0F3876, |
1563 | PREFIX_EVEX_0F3877, | |
1ba585e8 IT |
1564 | PREFIX_EVEX_0F3878, |
1565 | PREFIX_EVEX_0F3879, | |
1566 | PREFIX_EVEX_0F387A, | |
1567 | PREFIX_EVEX_0F387B, | |
43234a1e | 1568 | PREFIX_EVEX_0F387C, |
1ba585e8 | 1569 | PREFIX_EVEX_0F387D, |
43234a1e L |
1570 | PREFIX_EVEX_0F387E, |
1571 | PREFIX_EVEX_0F387F, | |
14f195c9 | 1572 | PREFIX_EVEX_0F3883, |
43234a1e L |
1573 | PREFIX_EVEX_0F3888, |
1574 | PREFIX_EVEX_0F3889, | |
1575 | PREFIX_EVEX_0F388A, | |
1576 | PREFIX_EVEX_0F388B, | |
1ba585e8 | 1577 | PREFIX_EVEX_0F388D, |
43234a1e L |
1578 | PREFIX_EVEX_0F3890, |
1579 | PREFIX_EVEX_0F3891, | |
1580 | PREFIX_EVEX_0F3892, | |
1581 | PREFIX_EVEX_0F3893, | |
1582 | PREFIX_EVEX_0F3896, | |
1583 | PREFIX_EVEX_0F3897, | |
1584 | PREFIX_EVEX_0F3898, | |
1585 | PREFIX_EVEX_0F3899, | |
1586 | PREFIX_EVEX_0F389A, | |
1587 | PREFIX_EVEX_0F389B, | |
1588 | PREFIX_EVEX_0F389C, | |
1589 | PREFIX_EVEX_0F389D, | |
1590 | PREFIX_EVEX_0F389E, | |
1591 | PREFIX_EVEX_0F389F, | |
1592 | PREFIX_EVEX_0F38A0, | |
1593 | PREFIX_EVEX_0F38A1, | |
1594 | PREFIX_EVEX_0F38A2, | |
1595 | PREFIX_EVEX_0F38A3, | |
1596 | PREFIX_EVEX_0F38A6, | |
1597 | PREFIX_EVEX_0F38A7, | |
1598 | PREFIX_EVEX_0F38A8, | |
1599 | PREFIX_EVEX_0F38A9, | |
1600 | PREFIX_EVEX_0F38AA, | |
1601 | PREFIX_EVEX_0F38AB, | |
1602 | PREFIX_EVEX_0F38AC, | |
1603 | PREFIX_EVEX_0F38AD, | |
1604 | PREFIX_EVEX_0F38AE, | |
1605 | PREFIX_EVEX_0F38AF, | |
2cc1b5aa IT |
1606 | PREFIX_EVEX_0F38B4, |
1607 | PREFIX_EVEX_0F38B5, | |
43234a1e L |
1608 | PREFIX_EVEX_0F38B6, |
1609 | PREFIX_EVEX_0F38B7, | |
1610 | PREFIX_EVEX_0F38B8, | |
1611 | PREFIX_EVEX_0F38B9, | |
1612 | PREFIX_EVEX_0F38BA, | |
1613 | PREFIX_EVEX_0F38BB, | |
1614 | PREFIX_EVEX_0F38BC, | |
1615 | PREFIX_EVEX_0F38BD, | |
1616 | PREFIX_EVEX_0F38BE, | |
1617 | PREFIX_EVEX_0F38BF, | |
1618 | PREFIX_EVEX_0F38C4, | |
1619 | PREFIX_EVEX_0F38C6_REG_1, | |
1620 | PREFIX_EVEX_0F38C6_REG_2, | |
1621 | PREFIX_EVEX_0F38C6_REG_5, | |
1622 | PREFIX_EVEX_0F38C6_REG_6, | |
1623 | PREFIX_EVEX_0F38C7_REG_1, | |
1624 | PREFIX_EVEX_0F38C7_REG_2, | |
1625 | PREFIX_EVEX_0F38C7_REG_5, | |
1626 | PREFIX_EVEX_0F38C7_REG_6, | |
1627 | PREFIX_EVEX_0F38C8, | |
1628 | PREFIX_EVEX_0F38CA, | |
1629 | PREFIX_EVEX_0F38CB, | |
1630 | PREFIX_EVEX_0F38CC, | |
1631 | PREFIX_EVEX_0F38CD, | |
1632 | ||
1633 | PREFIX_EVEX_0F3A00, | |
1634 | PREFIX_EVEX_0F3A01, | |
1635 | PREFIX_EVEX_0F3A03, | |
1636 | PREFIX_EVEX_0F3A04, | |
1637 | PREFIX_EVEX_0F3A05, | |
1638 | PREFIX_EVEX_0F3A08, | |
1639 | PREFIX_EVEX_0F3A09, | |
1640 | PREFIX_EVEX_0F3A0A, | |
1641 | PREFIX_EVEX_0F3A0B, | |
1ba585e8 IT |
1642 | PREFIX_EVEX_0F3A0F, |
1643 | PREFIX_EVEX_0F3A14, | |
1644 | PREFIX_EVEX_0F3A15, | |
90a915bf | 1645 | PREFIX_EVEX_0F3A16, |
43234a1e L |
1646 | PREFIX_EVEX_0F3A17, |
1647 | PREFIX_EVEX_0F3A18, | |
1648 | PREFIX_EVEX_0F3A19, | |
1649 | PREFIX_EVEX_0F3A1A, | |
1650 | PREFIX_EVEX_0F3A1B, | |
1651 | PREFIX_EVEX_0F3A1D, | |
1652 | PREFIX_EVEX_0F3A1E, | |
1653 | PREFIX_EVEX_0F3A1F, | |
1ba585e8 | 1654 | PREFIX_EVEX_0F3A20, |
43234a1e | 1655 | PREFIX_EVEX_0F3A21, |
90a915bf | 1656 | PREFIX_EVEX_0F3A22, |
43234a1e L |
1657 | PREFIX_EVEX_0F3A23, |
1658 | PREFIX_EVEX_0F3A25, | |
1659 | PREFIX_EVEX_0F3A26, | |
1660 | PREFIX_EVEX_0F3A27, | |
1661 | PREFIX_EVEX_0F3A38, | |
1662 | PREFIX_EVEX_0F3A39, | |
1663 | PREFIX_EVEX_0F3A3A, | |
1664 | PREFIX_EVEX_0F3A3B, | |
1ba585e8 IT |
1665 | PREFIX_EVEX_0F3A3E, |
1666 | PREFIX_EVEX_0F3A3F, | |
1667 | PREFIX_EVEX_0F3A42, | |
43234a1e | 1668 | PREFIX_EVEX_0F3A43, |
90a915bf IT |
1669 | PREFIX_EVEX_0F3A50, |
1670 | PREFIX_EVEX_0F3A51, | |
43234a1e | 1671 | PREFIX_EVEX_0F3A54, |
90a915bf IT |
1672 | PREFIX_EVEX_0F3A55, |
1673 | PREFIX_EVEX_0F3A56, | |
1674 | PREFIX_EVEX_0F3A57, | |
1675 | PREFIX_EVEX_0F3A66, | |
1676 | PREFIX_EVEX_0F3A67 | |
51e7da1b | 1677 | }; |
4e7d34a6 | 1678 | |
51e7da1b L |
1679 | enum |
1680 | { | |
1681 | X86_64_06 = 0, | |
3873ba12 L |
1682 | X86_64_07, |
1683 | X86_64_0D, | |
1684 | X86_64_16, | |
1685 | X86_64_17, | |
1686 | X86_64_1E, | |
1687 | X86_64_1F, | |
1688 | X86_64_27, | |
1689 | X86_64_2F, | |
1690 | X86_64_37, | |
1691 | X86_64_3F, | |
1692 | X86_64_60, | |
1693 | X86_64_61, | |
1694 | X86_64_62, | |
1695 | X86_64_63, | |
1696 | X86_64_6D, | |
1697 | X86_64_6F, | |
8b89fe14 L |
1698 | X86_64_82_REG_0, |
1699 | X86_64_82_REG_1, | |
1700 | X86_64_82_REG_2, | |
1701 | X86_64_82_REG_3, | |
1702 | X86_64_82_REG_4, | |
1703 | X86_64_82_REG_5, | |
1704 | X86_64_82_REG_6, | |
1705 | X86_64_82_REG_7, | |
3873ba12 L |
1706 | X86_64_9A, |
1707 | X86_64_C4, | |
1708 | X86_64_C5, | |
1709 | X86_64_CE, | |
1710 | X86_64_D4, | |
1711 | X86_64_D5, | |
a72d2af2 L |
1712 | X86_64_E8, |
1713 | X86_64_E9, | |
3873ba12 L |
1714 | X86_64_EA, |
1715 | X86_64_0F01_REG_0, | |
1716 | X86_64_0F01_REG_1, | |
1717 | X86_64_0F01_REG_2, | |
1718 | X86_64_0F01_REG_3 | |
51e7da1b | 1719 | }; |
4e7d34a6 | 1720 | |
51e7da1b L |
1721 | enum |
1722 | { | |
1723 | THREE_BYTE_0F38 = 0, | |
3873ba12 L |
1724 | THREE_BYTE_0F3A, |
1725 | THREE_BYTE_0F7A | |
51e7da1b | 1726 | }; |
4e7d34a6 | 1727 | |
f88c9eb0 SP |
1728 | enum |
1729 | { | |
5dd85c99 SP |
1730 | XOP_08 = 0, |
1731 | XOP_09, | |
f88c9eb0 SP |
1732 | XOP_0A |
1733 | }; | |
1734 | ||
51e7da1b L |
1735 | enum |
1736 | { | |
1737 | VEX_0F = 0, | |
3873ba12 L |
1738 | VEX_0F38, |
1739 | VEX_0F3A | |
51e7da1b | 1740 | }; |
c0f3af97 | 1741 | |
43234a1e L |
1742 | enum |
1743 | { | |
1744 | EVEX_0F = 0, | |
1745 | EVEX_0F38, | |
1746 | EVEX_0F3A | |
1747 | }; | |
1748 | ||
51e7da1b L |
1749 | enum |
1750 | { | |
592a252b L |
1751 | VEX_LEN_0F10_P_1 = 0, |
1752 | VEX_LEN_0F10_P_3, | |
1753 | VEX_LEN_0F11_P_1, | |
1754 | VEX_LEN_0F11_P_3, | |
1755 | VEX_LEN_0F12_P_0_M_0, | |
1756 | VEX_LEN_0F12_P_0_M_1, | |
1757 | VEX_LEN_0F12_P_2, | |
1758 | VEX_LEN_0F13_M_0, | |
1759 | VEX_LEN_0F16_P_0_M_0, | |
1760 | VEX_LEN_0F16_P_0_M_1, | |
1761 | VEX_LEN_0F16_P_2, | |
1762 | VEX_LEN_0F17_M_0, | |
1763 | VEX_LEN_0F2A_P_1, | |
1764 | VEX_LEN_0F2A_P_3, | |
1765 | VEX_LEN_0F2C_P_1, | |
1766 | VEX_LEN_0F2C_P_3, | |
1767 | VEX_LEN_0F2D_P_1, | |
1768 | VEX_LEN_0F2D_P_3, | |
1769 | VEX_LEN_0F2E_P_0, | |
1770 | VEX_LEN_0F2E_P_2, | |
1771 | VEX_LEN_0F2F_P_0, | |
1772 | VEX_LEN_0F2F_P_2, | |
43234a1e | 1773 | VEX_LEN_0F41_P_0, |
1ba585e8 | 1774 | VEX_LEN_0F41_P_2, |
43234a1e | 1775 | VEX_LEN_0F42_P_0, |
1ba585e8 | 1776 | VEX_LEN_0F42_P_2, |
43234a1e | 1777 | VEX_LEN_0F44_P_0, |
1ba585e8 | 1778 | VEX_LEN_0F44_P_2, |
43234a1e | 1779 | VEX_LEN_0F45_P_0, |
1ba585e8 | 1780 | VEX_LEN_0F45_P_2, |
43234a1e | 1781 | VEX_LEN_0F46_P_0, |
1ba585e8 | 1782 | VEX_LEN_0F46_P_2, |
43234a1e | 1783 | VEX_LEN_0F47_P_0, |
1ba585e8 IT |
1784 | VEX_LEN_0F47_P_2, |
1785 | VEX_LEN_0F4A_P_0, | |
1786 | VEX_LEN_0F4A_P_2, | |
1787 | VEX_LEN_0F4B_P_0, | |
43234a1e | 1788 | VEX_LEN_0F4B_P_2, |
592a252b L |
1789 | VEX_LEN_0F51_P_1, |
1790 | VEX_LEN_0F51_P_3, | |
1791 | VEX_LEN_0F52_P_1, | |
1792 | VEX_LEN_0F53_P_1, | |
1793 | VEX_LEN_0F58_P_1, | |
1794 | VEX_LEN_0F58_P_3, | |
1795 | VEX_LEN_0F59_P_1, | |
1796 | VEX_LEN_0F59_P_3, | |
1797 | VEX_LEN_0F5A_P_1, | |
1798 | VEX_LEN_0F5A_P_3, | |
1799 | VEX_LEN_0F5C_P_1, | |
1800 | VEX_LEN_0F5C_P_3, | |
1801 | VEX_LEN_0F5D_P_1, | |
1802 | VEX_LEN_0F5D_P_3, | |
1803 | VEX_LEN_0F5E_P_1, | |
1804 | VEX_LEN_0F5E_P_3, | |
1805 | VEX_LEN_0F5F_P_1, | |
1806 | VEX_LEN_0F5F_P_3, | |
592a252b | 1807 | VEX_LEN_0F6E_P_2, |
592a252b L |
1808 | VEX_LEN_0F7E_P_1, |
1809 | VEX_LEN_0F7E_P_2, | |
43234a1e | 1810 | VEX_LEN_0F90_P_0, |
1ba585e8 | 1811 | VEX_LEN_0F90_P_2, |
43234a1e | 1812 | VEX_LEN_0F91_P_0, |
1ba585e8 | 1813 | VEX_LEN_0F91_P_2, |
43234a1e | 1814 | VEX_LEN_0F92_P_0, |
90a915bf | 1815 | VEX_LEN_0F92_P_2, |
1ba585e8 | 1816 | VEX_LEN_0F92_P_3, |
43234a1e | 1817 | VEX_LEN_0F93_P_0, |
90a915bf | 1818 | VEX_LEN_0F93_P_2, |
1ba585e8 | 1819 | VEX_LEN_0F93_P_3, |
43234a1e | 1820 | VEX_LEN_0F98_P_0, |
1ba585e8 IT |
1821 | VEX_LEN_0F98_P_2, |
1822 | VEX_LEN_0F99_P_0, | |
1823 | VEX_LEN_0F99_P_2, | |
592a252b L |
1824 | VEX_LEN_0FAE_R_2_M_0, |
1825 | VEX_LEN_0FAE_R_3_M_0, | |
1826 | VEX_LEN_0FC2_P_1, | |
1827 | VEX_LEN_0FC2_P_3, | |
1828 | VEX_LEN_0FC4_P_2, | |
1829 | VEX_LEN_0FC5_P_2, | |
592a252b | 1830 | VEX_LEN_0FD6_P_2, |
592a252b | 1831 | VEX_LEN_0FF7_P_2, |
6c30d220 L |
1832 | VEX_LEN_0F3816_P_2, |
1833 | VEX_LEN_0F3819_P_2, | |
592a252b | 1834 | VEX_LEN_0F381A_P_2_M_0, |
6c30d220 | 1835 | VEX_LEN_0F3836_P_2, |
592a252b | 1836 | VEX_LEN_0F3841_P_2, |
6c30d220 | 1837 | VEX_LEN_0F385A_P_2_M_0, |
592a252b L |
1838 | VEX_LEN_0F38DB_P_2, |
1839 | VEX_LEN_0F38DC_P_2, | |
1840 | VEX_LEN_0F38DD_P_2, | |
1841 | VEX_LEN_0F38DE_P_2, | |
1842 | VEX_LEN_0F38DF_P_2, | |
f12dc422 L |
1843 | VEX_LEN_0F38F2_P_0, |
1844 | VEX_LEN_0F38F3_R_1_P_0, | |
1845 | VEX_LEN_0F38F3_R_2_P_0, | |
1846 | VEX_LEN_0F38F3_R_3_P_0, | |
6c30d220 L |
1847 | VEX_LEN_0F38F5_P_0, |
1848 | VEX_LEN_0F38F5_P_1, | |
1849 | VEX_LEN_0F38F5_P_3, | |
1850 | VEX_LEN_0F38F6_P_3, | |
f12dc422 | 1851 | VEX_LEN_0F38F7_P_0, |
6c30d220 L |
1852 | VEX_LEN_0F38F7_P_1, |
1853 | VEX_LEN_0F38F7_P_2, | |
1854 | VEX_LEN_0F38F7_P_3, | |
1855 | VEX_LEN_0F3A00_P_2, | |
1856 | VEX_LEN_0F3A01_P_2, | |
592a252b L |
1857 | VEX_LEN_0F3A06_P_2, |
1858 | VEX_LEN_0F3A0A_P_2, | |
1859 | VEX_LEN_0F3A0B_P_2, | |
592a252b L |
1860 | VEX_LEN_0F3A14_P_2, |
1861 | VEX_LEN_0F3A15_P_2, | |
1862 | VEX_LEN_0F3A16_P_2, | |
1863 | VEX_LEN_0F3A17_P_2, | |
1864 | VEX_LEN_0F3A18_P_2, | |
1865 | VEX_LEN_0F3A19_P_2, | |
1866 | VEX_LEN_0F3A20_P_2, | |
1867 | VEX_LEN_0F3A21_P_2, | |
1868 | VEX_LEN_0F3A22_P_2, | |
43234a1e | 1869 | VEX_LEN_0F3A30_P_2, |
1ba585e8 | 1870 | VEX_LEN_0F3A31_P_2, |
43234a1e | 1871 | VEX_LEN_0F3A32_P_2, |
1ba585e8 | 1872 | VEX_LEN_0F3A33_P_2, |
6c30d220 L |
1873 | VEX_LEN_0F3A38_P_2, |
1874 | VEX_LEN_0F3A39_P_2, | |
592a252b | 1875 | VEX_LEN_0F3A41_P_2, |
592a252b | 1876 | VEX_LEN_0F3A44_P_2, |
6c30d220 | 1877 | VEX_LEN_0F3A46_P_2, |
592a252b L |
1878 | VEX_LEN_0F3A60_P_2, |
1879 | VEX_LEN_0F3A61_P_2, | |
1880 | VEX_LEN_0F3A62_P_2, | |
1881 | VEX_LEN_0F3A63_P_2, | |
1882 | VEX_LEN_0F3A6A_P_2, | |
1883 | VEX_LEN_0F3A6B_P_2, | |
1884 | VEX_LEN_0F3A6E_P_2, | |
1885 | VEX_LEN_0F3A6F_P_2, | |
1886 | VEX_LEN_0F3A7A_P_2, | |
1887 | VEX_LEN_0F3A7B_P_2, | |
1888 | VEX_LEN_0F3A7E_P_2, | |
1889 | VEX_LEN_0F3A7F_P_2, | |
1890 | VEX_LEN_0F3ADF_P_2, | |
6c30d220 | 1891 | VEX_LEN_0F3AF0_P_3, |
ff688e1f L |
1892 | VEX_LEN_0FXOP_08_CC, |
1893 | VEX_LEN_0FXOP_08_CD, | |
1894 | VEX_LEN_0FXOP_08_CE, | |
1895 | VEX_LEN_0FXOP_08_CF, | |
1896 | VEX_LEN_0FXOP_08_EC, | |
1897 | VEX_LEN_0FXOP_08_ED, | |
1898 | VEX_LEN_0FXOP_08_EE, | |
1899 | VEX_LEN_0FXOP_08_EF, | |
592a252b L |
1900 | VEX_LEN_0FXOP_09_80, |
1901 | VEX_LEN_0FXOP_09_81 | |
51e7da1b | 1902 | }; |
c0f3af97 | 1903 | |
9e30b8e0 L |
1904 | enum |
1905 | { | |
592a252b L |
1906 | VEX_W_0F10_P_0 = 0, |
1907 | VEX_W_0F10_P_1, | |
1908 | VEX_W_0F10_P_2, | |
1909 | VEX_W_0F10_P_3, | |
1910 | VEX_W_0F11_P_0, | |
1911 | VEX_W_0F11_P_1, | |
1912 | VEX_W_0F11_P_2, | |
1913 | VEX_W_0F11_P_3, | |
1914 | VEX_W_0F12_P_0_M_0, | |
1915 | VEX_W_0F12_P_0_M_1, | |
1916 | VEX_W_0F12_P_1, | |
1917 | VEX_W_0F12_P_2, | |
1918 | VEX_W_0F12_P_3, | |
1919 | VEX_W_0F13_M_0, | |
1920 | VEX_W_0F14, | |
1921 | VEX_W_0F15, | |
1922 | VEX_W_0F16_P_0_M_0, | |
1923 | VEX_W_0F16_P_0_M_1, | |
1924 | VEX_W_0F16_P_1, | |
1925 | VEX_W_0F16_P_2, | |
1926 | VEX_W_0F17_M_0, | |
1927 | VEX_W_0F28, | |
1928 | VEX_W_0F29, | |
1929 | VEX_W_0F2B_M_0, | |
1930 | VEX_W_0F2E_P_0, | |
1931 | VEX_W_0F2E_P_2, | |
1932 | VEX_W_0F2F_P_0, | |
1933 | VEX_W_0F2F_P_2, | |
43234a1e | 1934 | VEX_W_0F41_P_0_LEN_1, |
1ba585e8 | 1935 | VEX_W_0F41_P_2_LEN_1, |
43234a1e | 1936 | VEX_W_0F42_P_0_LEN_1, |
1ba585e8 | 1937 | VEX_W_0F42_P_2_LEN_1, |
43234a1e | 1938 | VEX_W_0F44_P_0_LEN_0, |
1ba585e8 | 1939 | VEX_W_0F44_P_2_LEN_0, |
43234a1e | 1940 | VEX_W_0F45_P_0_LEN_1, |
1ba585e8 | 1941 | VEX_W_0F45_P_2_LEN_1, |
43234a1e | 1942 | VEX_W_0F46_P_0_LEN_1, |
1ba585e8 | 1943 | VEX_W_0F46_P_2_LEN_1, |
43234a1e | 1944 | VEX_W_0F47_P_0_LEN_1, |
1ba585e8 IT |
1945 | VEX_W_0F47_P_2_LEN_1, |
1946 | VEX_W_0F4A_P_0_LEN_1, | |
1947 | VEX_W_0F4A_P_2_LEN_1, | |
1948 | VEX_W_0F4B_P_0_LEN_1, | |
43234a1e | 1949 | VEX_W_0F4B_P_2_LEN_1, |
592a252b L |
1950 | VEX_W_0F50_M_0, |
1951 | VEX_W_0F51_P_0, | |
1952 | VEX_W_0F51_P_1, | |
1953 | VEX_W_0F51_P_2, | |
1954 | VEX_W_0F51_P_3, | |
1955 | VEX_W_0F52_P_0, | |
1956 | VEX_W_0F52_P_1, | |
1957 | VEX_W_0F53_P_0, | |
1958 | VEX_W_0F53_P_1, | |
1959 | VEX_W_0F58_P_0, | |
1960 | VEX_W_0F58_P_1, | |
1961 | VEX_W_0F58_P_2, | |
1962 | VEX_W_0F58_P_3, | |
1963 | VEX_W_0F59_P_0, | |
1964 | VEX_W_0F59_P_1, | |
1965 | VEX_W_0F59_P_2, | |
1966 | VEX_W_0F59_P_3, | |
1967 | VEX_W_0F5A_P_0, | |
1968 | VEX_W_0F5A_P_1, | |
1969 | VEX_W_0F5A_P_3, | |
1970 | VEX_W_0F5B_P_0, | |
1971 | VEX_W_0F5B_P_1, | |
1972 | VEX_W_0F5B_P_2, | |
1973 | VEX_W_0F5C_P_0, | |
1974 | VEX_W_0F5C_P_1, | |
1975 | VEX_W_0F5C_P_2, | |
1976 | VEX_W_0F5C_P_3, | |
1977 | VEX_W_0F5D_P_0, | |
1978 | VEX_W_0F5D_P_1, | |
1979 | VEX_W_0F5D_P_2, | |
1980 | VEX_W_0F5D_P_3, | |
1981 | VEX_W_0F5E_P_0, | |
1982 | VEX_W_0F5E_P_1, | |
1983 | VEX_W_0F5E_P_2, | |
1984 | VEX_W_0F5E_P_3, | |
1985 | VEX_W_0F5F_P_0, | |
1986 | VEX_W_0F5F_P_1, | |
1987 | VEX_W_0F5F_P_2, | |
1988 | VEX_W_0F5F_P_3, | |
1989 | VEX_W_0F60_P_2, | |
1990 | VEX_W_0F61_P_2, | |
1991 | VEX_W_0F62_P_2, | |
1992 | VEX_W_0F63_P_2, | |
1993 | VEX_W_0F64_P_2, | |
1994 | VEX_W_0F65_P_2, | |
1995 | VEX_W_0F66_P_2, | |
1996 | VEX_W_0F67_P_2, | |
1997 | VEX_W_0F68_P_2, | |
1998 | VEX_W_0F69_P_2, | |
1999 | VEX_W_0F6A_P_2, | |
2000 | VEX_W_0F6B_P_2, | |
2001 | VEX_W_0F6C_P_2, | |
2002 | VEX_W_0F6D_P_2, | |
2003 | VEX_W_0F6F_P_1, | |
2004 | VEX_W_0F6F_P_2, | |
2005 | VEX_W_0F70_P_1, | |
2006 | VEX_W_0F70_P_2, | |
2007 | VEX_W_0F70_P_3, | |
2008 | VEX_W_0F71_R_2_P_2, | |
2009 | VEX_W_0F71_R_4_P_2, | |
2010 | VEX_W_0F71_R_6_P_2, | |
2011 | VEX_W_0F72_R_2_P_2, | |
2012 | VEX_W_0F72_R_4_P_2, | |
2013 | VEX_W_0F72_R_6_P_2, | |
2014 | VEX_W_0F73_R_2_P_2, | |
2015 | VEX_W_0F73_R_3_P_2, | |
2016 | VEX_W_0F73_R_6_P_2, | |
2017 | VEX_W_0F73_R_7_P_2, | |
2018 | VEX_W_0F74_P_2, | |
2019 | VEX_W_0F75_P_2, | |
2020 | VEX_W_0F76_P_2, | |
2021 | VEX_W_0F77_P_0, | |
2022 | VEX_W_0F7C_P_2, | |
2023 | VEX_W_0F7C_P_3, | |
2024 | VEX_W_0F7D_P_2, | |
2025 | VEX_W_0F7D_P_3, | |
2026 | VEX_W_0F7E_P_1, | |
2027 | VEX_W_0F7F_P_1, | |
2028 | VEX_W_0F7F_P_2, | |
43234a1e | 2029 | VEX_W_0F90_P_0_LEN_0, |
1ba585e8 | 2030 | VEX_W_0F90_P_2_LEN_0, |
43234a1e | 2031 | VEX_W_0F91_P_0_LEN_0, |
1ba585e8 | 2032 | VEX_W_0F91_P_2_LEN_0, |
43234a1e | 2033 | VEX_W_0F92_P_0_LEN_0, |
90a915bf | 2034 | VEX_W_0F92_P_2_LEN_0, |
1ba585e8 | 2035 | VEX_W_0F92_P_3_LEN_0, |
43234a1e | 2036 | VEX_W_0F93_P_0_LEN_0, |
90a915bf | 2037 | VEX_W_0F93_P_2_LEN_0, |
1ba585e8 | 2038 | VEX_W_0F93_P_3_LEN_0, |
43234a1e | 2039 | VEX_W_0F98_P_0_LEN_0, |
1ba585e8 IT |
2040 | VEX_W_0F98_P_2_LEN_0, |
2041 | VEX_W_0F99_P_0_LEN_0, | |
2042 | VEX_W_0F99_P_2_LEN_0, | |
592a252b L |
2043 | VEX_W_0FAE_R_2_M_0, |
2044 | VEX_W_0FAE_R_3_M_0, | |
2045 | VEX_W_0FC2_P_0, | |
2046 | VEX_W_0FC2_P_1, | |
2047 | VEX_W_0FC2_P_2, | |
2048 | VEX_W_0FC2_P_3, | |
2049 | VEX_W_0FC4_P_2, | |
2050 | VEX_W_0FC5_P_2, | |
2051 | VEX_W_0FD0_P_2, | |
2052 | VEX_W_0FD0_P_3, | |
2053 | VEX_W_0FD1_P_2, | |
2054 | VEX_W_0FD2_P_2, | |
2055 | VEX_W_0FD3_P_2, | |
2056 | VEX_W_0FD4_P_2, | |
2057 | VEX_W_0FD5_P_2, | |
2058 | VEX_W_0FD6_P_2, | |
2059 | VEX_W_0FD7_P_2_M_1, | |
2060 | VEX_W_0FD8_P_2, | |
2061 | VEX_W_0FD9_P_2, | |
2062 | VEX_W_0FDA_P_2, | |
2063 | VEX_W_0FDB_P_2, | |
2064 | VEX_W_0FDC_P_2, | |
2065 | VEX_W_0FDD_P_2, | |
2066 | VEX_W_0FDE_P_2, | |
2067 | VEX_W_0FDF_P_2, | |
2068 | VEX_W_0FE0_P_2, | |
2069 | VEX_W_0FE1_P_2, | |
2070 | VEX_W_0FE2_P_2, | |
2071 | VEX_W_0FE3_P_2, | |
2072 | VEX_W_0FE4_P_2, | |
2073 | VEX_W_0FE5_P_2, | |
2074 | VEX_W_0FE6_P_1, | |
2075 | VEX_W_0FE6_P_2, | |
2076 | VEX_W_0FE6_P_3, | |
2077 | VEX_W_0FE7_P_2_M_0, | |
2078 | VEX_W_0FE8_P_2, | |
2079 | VEX_W_0FE9_P_2, | |
2080 | VEX_W_0FEA_P_2, | |
2081 | VEX_W_0FEB_P_2, | |
2082 | VEX_W_0FEC_P_2, | |
2083 | VEX_W_0FED_P_2, | |
2084 | VEX_W_0FEE_P_2, | |
2085 | VEX_W_0FEF_P_2, | |
2086 | VEX_W_0FF0_P_3_M_0, | |
2087 | VEX_W_0FF1_P_2, | |
2088 | VEX_W_0FF2_P_2, | |
2089 | VEX_W_0FF3_P_2, | |
2090 | VEX_W_0FF4_P_2, | |
2091 | VEX_W_0FF5_P_2, | |
2092 | VEX_W_0FF6_P_2, | |
2093 | VEX_W_0FF7_P_2, | |
2094 | VEX_W_0FF8_P_2, | |
2095 | VEX_W_0FF9_P_2, | |
2096 | VEX_W_0FFA_P_2, | |
2097 | VEX_W_0FFB_P_2, | |
2098 | VEX_W_0FFC_P_2, | |
2099 | VEX_W_0FFD_P_2, | |
2100 | VEX_W_0FFE_P_2, | |
2101 | VEX_W_0F3800_P_2, | |
2102 | VEX_W_0F3801_P_2, | |
2103 | VEX_W_0F3802_P_2, | |
2104 | VEX_W_0F3803_P_2, | |
2105 | VEX_W_0F3804_P_2, | |
2106 | VEX_W_0F3805_P_2, | |
2107 | VEX_W_0F3806_P_2, | |
2108 | VEX_W_0F3807_P_2, | |
2109 | VEX_W_0F3808_P_2, | |
2110 | VEX_W_0F3809_P_2, | |
2111 | VEX_W_0F380A_P_2, | |
2112 | VEX_W_0F380B_P_2, | |
2113 | VEX_W_0F380C_P_2, | |
2114 | VEX_W_0F380D_P_2, | |
2115 | VEX_W_0F380E_P_2, | |
2116 | VEX_W_0F380F_P_2, | |
6c30d220 | 2117 | VEX_W_0F3816_P_2, |
592a252b | 2118 | VEX_W_0F3817_P_2, |
6c30d220 L |
2119 | VEX_W_0F3818_P_2, |
2120 | VEX_W_0F3819_P_2, | |
592a252b L |
2121 | VEX_W_0F381A_P_2_M_0, |
2122 | VEX_W_0F381C_P_2, | |
2123 | VEX_W_0F381D_P_2, | |
2124 | VEX_W_0F381E_P_2, | |
2125 | VEX_W_0F3820_P_2, | |
2126 | VEX_W_0F3821_P_2, | |
2127 | VEX_W_0F3822_P_2, | |
2128 | VEX_W_0F3823_P_2, | |
2129 | VEX_W_0F3824_P_2, | |
2130 | VEX_W_0F3825_P_2, | |
2131 | VEX_W_0F3828_P_2, | |
2132 | VEX_W_0F3829_P_2, | |
2133 | VEX_W_0F382A_P_2_M_0, | |
2134 | VEX_W_0F382B_P_2, | |
2135 | VEX_W_0F382C_P_2_M_0, | |
2136 | VEX_W_0F382D_P_2_M_0, | |
2137 | VEX_W_0F382E_P_2_M_0, | |
2138 | VEX_W_0F382F_P_2_M_0, | |
2139 | VEX_W_0F3830_P_2, | |
2140 | VEX_W_0F3831_P_2, | |
2141 | VEX_W_0F3832_P_2, | |
2142 | VEX_W_0F3833_P_2, | |
2143 | VEX_W_0F3834_P_2, | |
2144 | VEX_W_0F3835_P_2, | |
6c30d220 | 2145 | VEX_W_0F3836_P_2, |
592a252b L |
2146 | VEX_W_0F3837_P_2, |
2147 | VEX_W_0F3838_P_2, | |
2148 | VEX_W_0F3839_P_2, | |
2149 | VEX_W_0F383A_P_2, | |
2150 | VEX_W_0F383B_P_2, | |
2151 | VEX_W_0F383C_P_2, | |
2152 | VEX_W_0F383D_P_2, | |
2153 | VEX_W_0F383E_P_2, | |
2154 | VEX_W_0F383F_P_2, | |
2155 | VEX_W_0F3840_P_2, | |
2156 | VEX_W_0F3841_P_2, | |
6c30d220 L |
2157 | VEX_W_0F3846_P_2, |
2158 | VEX_W_0F3858_P_2, | |
2159 | VEX_W_0F3859_P_2, | |
2160 | VEX_W_0F385A_P_2_M_0, | |
2161 | VEX_W_0F3878_P_2, | |
2162 | VEX_W_0F3879_P_2, | |
592a252b L |
2163 | VEX_W_0F38DB_P_2, |
2164 | VEX_W_0F38DC_P_2, | |
2165 | VEX_W_0F38DD_P_2, | |
2166 | VEX_W_0F38DE_P_2, | |
2167 | VEX_W_0F38DF_P_2, | |
6c30d220 L |
2168 | VEX_W_0F3A00_P_2, |
2169 | VEX_W_0F3A01_P_2, | |
2170 | VEX_W_0F3A02_P_2, | |
592a252b L |
2171 | VEX_W_0F3A04_P_2, |
2172 | VEX_W_0F3A05_P_2, | |
2173 | VEX_W_0F3A06_P_2, | |
2174 | VEX_W_0F3A08_P_2, | |
2175 | VEX_W_0F3A09_P_2, | |
2176 | VEX_W_0F3A0A_P_2, | |
2177 | VEX_W_0F3A0B_P_2, | |
2178 | VEX_W_0F3A0C_P_2, | |
2179 | VEX_W_0F3A0D_P_2, | |
2180 | VEX_W_0F3A0E_P_2, | |
2181 | VEX_W_0F3A0F_P_2, | |
2182 | VEX_W_0F3A14_P_2, | |
2183 | VEX_W_0F3A15_P_2, | |
2184 | VEX_W_0F3A18_P_2, | |
2185 | VEX_W_0F3A19_P_2, | |
2186 | VEX_W_0F3A20_P_2, | |
2187 | VEX_W_0F3A21_P_2, | |
43234a1e | 2188 | VEX_W_0F3A30_P_2_LEN_0, |
1ba585e8 | 2189 | VEX_W_0F3A31_P_2_LEN_0, |
43234a1e | 2190 | VEX_W_0F3A32_P_2_LEN_0, |
1ba585e8 | 2191 | VEX_W_0F3A33_P_2_LEN_0, |
6c30d220 L |
2192 | VEX_W_0F3A38_P_2, |
2193 | VEX_W_0F3A39_P_2, | |
592a252b L |
2194 | VEX_W_0F3A40_P_2, |
2195 | VEX_W_0F3A41_P_2, | |
2196 | VEX_W_0F3A42_P_2, | |
2197 | VEX_W_0F3A44_P_2, | |
6c30d220 | 2198 | VEX_W_0F3A46_P_2, |
592a252b L |
2199 | VEX_W_0F3A48_P_2, |
2200 | VEX_W_0F3A49_P_2, | |
2201 | VEX_W_0F3A4A_P_2, | |
2202 | VEX_W_0F3A4B_P_2, | |
2203 | VEX_W_0F3A4C_P_2, | |
2204 | VEX_W_0F3A60_P_2, | |
2205 | VEX_W_0F3A61_P_2, | |
2206 | VEX_W_0F3A62_P_2, | |
2207 | VEX_W_0F3A63_P_2, | |
43234a1e L |
2208 | VEX_W_0F3ADF_P_2, |
2209 | ||
2210 | EVEX_W_0F10_P_0, | |
2211 | EVEX_W_0F10_P_1_M_0, | |
2212 | EVEX_W_0F10_P_1_M_1, | |
2213 | EVEX_W_0F10_P_2, | |
2214 | EVEX_W_0F10_P_3_M_0, | |
2215 | EVEX_W_0F10_P_3_M_1, | |
2216 | EVEX_W_0F11_P_0, | |
2217 | EVEX_W_0F11_P_1_M_0, | |
2218 | EVEX_W_0F11_P_1_M_1, | |
2219 | EVEX_W_0F11_P_2, | |
2220 | EVEX_W_0F11_P_3_M_0, | |
2221 | EVEX_W_0F11_P_3_M_1, | |
2222 | EVEX_W_0F12_P_0_M_0, | |
2223 | EVEX_W_0F12_P_0_M_1, | |
2224 | EVEX_W_0F12_P_1, | |
2225 | EVEX_W_0F12_P_2, | |
2226 | EVEX_W_0F12_P_3, | |
2227 | EVEX_W_0F13_P_0, | |
2228 | EVEX_W_0F13_P_2, | |
2229 | EVEX_W_0F14_P_0, | |
2230 | EVEX_W_0F14_P_2, | |
2231 | EVEX_W_0F15_P_0, | |
2232 | EVEX_W_0F15_P_2, | |
2233 | EVEX_W_0F16_P_0_M_0, | |
2234 | EVEX_W_0F16_P_0_M_1, | |
2235 | EVEX_W_0F16_P_1, | |
2236 | EVEX_W_0F16_P_2, | |
2237 | EVEX_W_0F17_P_0, | |
2238 | EVEX_W_0F17_P_2, | |
2239 | EVEX_W_0F28_P_0, | |
2240 | EVEX_W_0F28_P_2, | |
2241 | EVEX_W_0F29_P_0, | |
2242 | EVEX_W_0F29_P_2, | |
2243 | EVEX_W_0F2A_P_1, | |
2244 | EVEX_W_0F2A_P_3, | |
2245 | EVEX_W_0F2B_P_0, | |
2246 | EVEX_W_0F2B_P_2, | |
2247 | EVEX_W_0F2E_P_0, | |
2248 | EVEX_W_0F2E_P_2, | |
2249 | EVEX_W_0F2F_P_0, | |
2250 | EVEX_W_0F2F_P_2, | |
2251 | EVEX_W_0F51_P_0, | |
2252 | EVEX_W_0F51_P_1, | |
2253 | EVEX_W_0F51_P_2, | |
2254 | EVEX_W_0F51_P_3, | |
90a915bf IT |
2255 | EVEX_W_0F54_P_0, |
2256 | EVEX_W_0F54_P_2, | |
2257 | EVEX_W_0F55_P_0, | |
2258 | EVEX_W_0F55_P_2, | |
2259 | EVEX_W_0F56_P_0, | |
2260 | EVEX_W_0F56_P_2, | |
2261 | EVEX_W_0F57_P_0, | |
2262 | EVEX_W_0F57_P_2, | |
43234a1e L |
2263 | EVEX_W_0F58_P_0, |
2264 | EVEX_W_0F58_P_1, | |
2265 | EVEX_W_0F58_P_2, | |
2266 | EVEX_W_0F58_P_3, | |
2267 | EVEX_W_0F59_P_0, | |
2268 | EVEX_W_0F59_P_1, | |
2269 | EVEX_W_0F59_P_2, | |
2270 | EVEX_W_0F59_P_3, | |
2271 | EVEX_W_0F5A_P_0, | |
2272 | EVEX_W_0F5A_P_1, | |
2273 | EVEX_W_0F5A_P_2, | |
2274 | EVEX_W_0F5A_P_3, | |
2275 | EVEX_W_0F5B_P_0, | |
2276 | EVEX_W_0F5B_P_1, | |
2277 | EVEX_W_0F5B_P_2, | |
2278 | EVEX_W_0F5C_P_0, | |
2279 | EVEX_W_0F5C_P_1, | |
2280 | EVEX_W_0F5C_P_2, | |
2281 | EVEX_W_0F5C_P_3, | |
2282 | EVEX_W_0F5D_P_0, | |
2283 | EVEX_W_0F5D_P_1, | |
2284 | EVEX_W_0F5D_P_2, | |
2285 | EVEX_W_0F5D_P_3, | |
2286 | EVEX_W_0F5E_P_0, | |
2287 | EVEX_W_0F5E_P_1, | |
2288 | EVEX_W_0F5E_P_2, | |
2289 | EVEX_W_0F5E_P_3, | |
2290 | EVEX_W_0F5F_P_0, | |
2291 | EVEX_W_0F5F_P_1, | |
2292 | EVEX_W_0F5F_P_2, | |
2293 | EVEX_W_0F5F_P_3, | |
2294 | EVEX_W_0F62_P_2, | |
2295 | EVEX_W_0F66_P_2, | |
2296 | EVEX_W_0F6A_P_2, | |
1ba585e8 | 2297 | EVEX_W_0F6B_P_2, |
43234a1e L |
2298 | EVEX_W_0F6C_P_2, |
2299 | EVEX_W_0F6D_P_2, | |
2300 | EVEX_W_0F6E_P_2, | |
2301 | EVEX_W_0F6F_P_1, | |
2302 | EVEX_W_0F6F_P_2, | |
1ba585e8 | 2303 | EVEX_W_0F6F_P_3, |
43234a1e L |
2304 | EVEX_W_0F70_P_2, |
2305 | EVEX_W_0F72_R_2_P_2, | |
2306 | EVEX_W_0F72_R_6_P_2, | |
2307 | EVEX_W_0F73_R_2_P_2, | |
2308 | EVEX_W_0F73_R_6_P_2, | |
2309 | EVEX_W_0F76_P_2, | |
2310 | EVEX_W_0F78_P_0, | |
90a915bf | 2311 | EVEX_W_0F78_P_2, |
43234a1e | 2312 | EVEX_W_0F79_P_0, |
90a915bf | 2313 | EVEX_W_0F79_P_2, |
43234a1e | 2314 | EVEX_W_0F7A_P_1, |
90a915bf | 2315 | EVEX_W_0F7A_P_2, |
43234a1e L |
2316 | EVEX_W_0F7A_P_3, |
2317 | EVEX_W_0F7B_P_1, | |
90a915bf | 2318 | EVEX_W_0F7B_P_2, |
43234a1e L |
2319 | EVEX_W_0F7B_P_3, |
2320 | EVEX_W_0F7E_P_1, | |
2321 | EVEX_W_0F7E_P_2, | |
2322 | EVEX_W_0F7F_P_1, | |
2323 | EVEX_W_0F7F_P_2, | |
1ba585e8 | 2324 | EVEX_W_0F7F_P_3, |
43234a1e L |
2325 | EVEX_W_0FC2_P_0, |
2326 | EVEX_W_0FC2_P_1, | |
2327 | EVEX_W_0FC2_P_2, | |
2328 | EVEX_W_0FC2_P_3, | |
2329 | EVEX_W_0FC6_P_0, | |
2330 | EVEX_W_0FC6_P_2, | |
2331 | EVEX_W_0FD2_P_2, | |
2332 | EVEX_W_0FD3_P_2, | |
2333 | EVEX_W_0FD4_P_2, | |
2334 | EVEX_W_0FD6_P_2, | |
2335 | EVEX_W_0FE6_P_1, | |
2336 | EVEX_W_0FE6_P_2, | |
2337 | EVEX_W_0FE6_P_3, | |
2338 | EVEX_W_0FE7_P_2, | |
2339 | EVEX_W_0FF2_P_2, | |
2340 | EVEX_W_0FF3_P_2, | |
2341 | EVEX_W_0FF4_P_2, | |
2342 | EVEX_W_0FFA_P_2, | |
2343 | EVEX_W_0FFB_P_2, | |
2344 | EVEX_W_0FFE_P_2, | |
2345 | EVEX_W_0F380C_P_2, | |
2346 | EVEX_W_0F380D_P_2, | |
1ba585e8 IT |
2347 | EVEX_W_0F3810_P_1, |
2348 | EVEX_W_0F3810_P_2, | |
43234a1e | 2349 | EVEX_W_0F3811_P_1, |
1ba585e8 | 2350 | EVEX_W_0F3811_P_2, |
43234a1e | 2351 | EVEX_W_0F3812_P_1, |
1ba585e8 | 2352 | EVEX_W_0F3812_P_2, |
43234a1e L |
2353 | EVEX_W_0F3813_P_1, |
2354 | EVEX_W_0F3813_P_2, | |
2355 | EVEX_W_0F3814_P_1, | |
2356 | EVEX_W_0F3815_P_1, | |
2357 | EVEX_W_0F3818_P_2, | |
2358 | EVEX_W_0F3819_P_2, | |
2359 | EVEX_W_0F381A_P_2, | |
2360 | EVEX_W_0F381B_P_2, | |
2361 | EVEX_W_0F381E_P_2, | |
2362 | EVEX_W_0F381F_P_2, | |
1ba585e8 | 2363 | EVEX_W_0F3820_P_1, |
43234a1e L |
2364 | EVEX_W_0F3821_P_1, |
2365 | EVEX_W_0F3822_P_1, | |
2366 | EVEX_W_0F3823_P_1, | |
2367 | EVEX_W_0F3824_P_1, | |
2368 | EVEX_W_0F3825_P_1, | |
2369 | EVEX_W_0F3825_P_2, | |
1ba585e8 IT |
2370 | EVEX_W_0F3826_P_1, |
2371 | EVEX_W_0F3826_P_2, | |
2372 | EVEX_W_0F3828_P_1, | |
43234a1e | 2373 | EVEX_W_0F3828_P_2, |
1ba585e8 | 2374 | EVEX_W_0F3829_P_1, |
43234a1e L |
2375 | EVEX_W_0F3829_P_2, |
2376 | EVEX_W_0F382A_P_1, | |
2377 | EVEX_W_0F382A_P_2, | |
1ba585e8 IT |
2378 | EVEX_W_0F382B_P_2, |
2379 | EVEX_W_0F3830_P_1, | |
43234a1e L |
2380 | EVEX_W_0F3831_P_1, |
2381 | EVEX_W_0F3832_P_1, | |
2382 | EVEX_W_0F3833_P_1, | |
2383 | EVEX_W_0F3834_P_1, | |
2384 | EVEX_W_0F3835_P_1, | |
2385 | EVEX_W_0F3835_P_2, | |
2386 | EVEX_W_0F3837_P_2, | |
90a915bf IT |
2387 | EVEX_W_0F3838_P_1, |
2388 | EVEX_W_0F3839_P_1, | |
43234a1e L |
2389 | EVEX_W_0F383A_P_1, |
2390 | EVEX_W_0F3840_P_2, | |
2391 | EVEX_W_0F3858_P_2, | |
2392 | EVEX_W_0F3859_P_2, | |
2393 | EVEX_W_0F385A_P_2, | |
2394 | EVEX_W_0F385B_P_2, | |
1ba585e8 IT |
2395 | EVEX_W_0F3866_P_2, |
2396 | EVEX_W_0F3875_P_2, | |
2397 | EVEX_W_0F3878_P_2, | |
2398 | EVEX_W_0F3879_P_2, | |
2399 | EVEX_W_0F387A_P_2, | |
2400 | EVEX_W_0F387B_P_2, | |
2401 | EVEX_W_0F387D_P_2, | |
14f195c9 | 2402 | EVEX_W_0F3883_P_2, |
1ba585e8 | 2403 | EVEX_W_0F388D_P_2, |
43234a1e L |
2404 | EVEX_W_0F3891_P_2, |
2405 | EVEX_W_0F3893_P_2, | |
2406 | EVEX_W_0F38A1_P_2, | |
2407 | EVEX_W_0F38A3_P_2, | |
2408 | EVEX_W_0F38C7_R_1_P_2, | |
2409 | EVEX_W_0F38C7_R_2_P_2, | |
2410 | EVEX_W_0F38C7_R_5_P_2, | |
2411 | EVEX_W_0F38C7_R_6_P_2, | |
2412 | ||
2413 | EVEX_W_0F3A00_P_2, | |
2414 | EVEX_W_0F3A01_P_2, | |
2415 | EVEX_W_0F3A04_P_2, | |
2416 | EVEX_W_0F3A05_P_2, | |
2417 | EVEX_W_0F3A08_P_2, | |
2418 | EVEX_W_0F3A09_P_2, | |
2419 | EVEX_W_0F3A0A_P_2, | |
2420 | EVEX_W_0F3A0B_P_2, | |
90a915bf | 2421 | EVEX_W_0F3A16_P_2, |
43234a1e L |
2422 | EVEX_W_0F3A18_P_2, |
2423 | EVEX_W_0F3A19_P_2, | |
2424 | EVEX_W_0F3A1A_P_2, | |
2425 | EVEX_W_0F3A1B_P_2, | |
2426 | EVEX_W_0F3A1D_P_2, | |
2427 | EVEX_W_0F3A21_P_2, | |
90a915bf | 2428 | EVEX_W_0F3A22_P_2, |
43234a1e L |
2429 | EVEX_W_0F3A23_P_2, |
2430 | EVEX_W_0F3A38_P_2, | |
2431 | EVEX_W_0F3A39_P_2, | |
2432 | EVEX_W_0F3A3A_P_2, | |
2433 | EVEX_W_0F3A3B_P_2, | |
1ba585e8 IT |
2434 | EVEX_W_0F3A3E_P_2, |
2435 | EVEX_W_0F3A3F_P_2, | |
2436 | EVEX_W_0F3A42_P_2, | |
90a915bf IT |
2437 | EVEX_W_0F3A43_P_2, |
2438 | EVEX_W_0F3A50_P_2, | |
2439 | EVEX_W_0F3A51_P_2, | |
2440 | EVEX_W_0F3A56_P_2, | |
2441 | EVEX_W_0F3A57_P_2, | |
2442 | EVEX_W_0F3A66_P_2, | |
2443 | EVEX_W_0F3A67_P_2 | |
9e30b8e0 L |
2444 | }; |
2445 | ||
26ca5450 | 2446 | typedef void (*op_rtn) (int bytemode, int sizeflag); |
252b5132 RH |
2447 | |
2448 | struct dis386 { | |
2da11e11 | 2449 | const char *name; |
ce518a5f L |
2450 | struct |
2451 | { | |
2452 | op_rtn rtn; | |
2453 | int bytemode; | |
2454 | } op[MAX_OPERANDS]; | |
bf890a93 | 2455 | unsigned int prefix_requirement; |
252b5132 RH |
2456 | }; |
2457 | ||
2458 | /* Upper case letters in the instruction names here are macros. | |
2459 | 'A' => print 'b' if no register operands or suffix_always is true | |
2460 | 'B' => print 'b' if suffix_always is true | |
9306ca4a | 2461 | 'C' => print 's' or 'l' ('w' or 'd' in Intel mode) depending on operand |
98b528ac | 2462 | size prefix |
ed7841b3 | 2463 | 'D' => print 'w' if no register operands or 'w', 'l' or 'q', if |
98b528ac | 2464 | suffix_always is true |
252b5132 | 2465 | 'E' => print 'e' if 32-bit form of jcxz |
3ffd33cf | 2466 | 'F' => print 'w' or 'l' depending on address size prefix (loop insns) |
52fd6d94 | 2467 | 'G' => print 'w' or 'l' depending on operand size prefix (i/o insns) |
5dd0794d | 2468 | 'H' => print ",pt" or ",pn" branch hint |
9306ca4a | 2469 | 'I' => honor following macro letter even in Intel mode (implemented only |
98b528ac | 2470 | for some of the macro letters) |
9306ca4a | 2471 | 'J' => print 'l' |
42903f7f | 2472 | 'K' => print 'd' or 'q' if rex prefix is present. |
252b5132 | 2473 | 'L' => print 'l' if suffix_always is true |
9d141669 | 2474 | 'M' => print 'r' if intel_mnemonic is false. |
252b5132 | 2475 | 'N' => print 'n' if instruction has no wait "prefix" |
a35ca55a | 2476 | 'O' => print 'd' or 'o' (or 'q' in Intel mode) |
52b15da3 | 2477 | 'P' => print 'w', 'l' or 'q' if instruction has an operand size prefix, |
98b528ac L |
2478 | or suffix_always is true. print 'q' if rex prefix is present. |
2479 | 'Q' => print 'w', 'l' or 'q' for memory operand or suffix_always | |
2480 | is true | |
a35ca55a | 2481 | 'R' => print 'w', 'l' or 'q' ('d' for 'l' and 'e' in Intel mode) |
52b15da3 | 2482 | 'S' => print 'w', 'l' or 'q' if suffix_always is true |
a72d2af2 L |
2483 | 'T' => print 'q' in 64bit mode if instruction has no operand size |
2484 | prefix and behave as 'P' otherwise | |
2485 | 'U' => print 'q' in 64bit mode if instruction has no operand size | |
2486 | prefix and behave as 'Q' otherwise | |
2487 | 'V' => print 'q' in 64bit mode if instruction has no operand size | |
2488 | prefix and behave as 'S' otherwise | |
a35ca55a | 2489 | 'W' => print 'b', 'w' or 'l' ('d' in Intel mode) |
9306ca4a | 2490 | 'X' => print 's', 'd' depending on data16 prefix (for XMM) |
8a72226a L |
2491 | 'Y' => 'q' if instruction has an REX 64bit overwrite prefix and |
2492 | suffix_always is true. | |
6dd5059a | 2493 | 'Z' => print 'q' in 64bit mode and behave as 'L' otherwise |
9d141669 | 2494 | '!' => change condition from true to false or from false to true. |
98b528ac | 2495 | '%' => add 1 upper case letter to the macro. |
a72d2af2 L |
2496 | '^' => print 'w' or 'l' depending on operand size prefix or |
2497 | suffix_always is true (lcall/ljmp). | |
5db04b09 L |
2498 | '@' => print 'q' for Intel64 ISA, 'w' or 'q' for AMD64 ISA depending |
2499 | on operand size prefix. | |
07f5af7d L |
2500 | '&' => print 'q' in 64bit mode for Intel64 ISA or if instruction |
2501 | has no operand size prefix for AMD64 ISA, behave as 'P' | |
2502 | otherwise | |
98b528ac L |
2503 | |
2504 | 2 upper case letter macros: | |
04d824a4 JB |
2505 | "XY" => print 'x' or 'y' if suffix_always is true or no register |
2506 | operands and no broadcast. | |
2507 | "XZ" => print 'x', 'y', or 'z' if suffix_always is true or no | |
2508 | register operands and no broadcast. | |
4b06377f L |
2509 | "XW" => print 's', 'd' depending on the VEX.W bit (for FMA) |
2510 | "LQ" => print 'l' ('d' in Intel mode) or 'q' for memory operand | |
98b528ac | 2511 | or suffix_always is true |
4b06377f L |
2512 | "LB" => print "abs" in 64bit mode and behave as 'B' otherwise |
2513 | "LS" => print "abs" in 64bit mode and behave as 'S' otherwise | |
2514 | "LV" => print "abs" for 64bit operand and behave as 'S' otherwise | |
6c30d220 | 2515 | "LW" => print 'd', 'q' depending on the VEX.W bit |
4b4c407a L |
2516 | "LP" => print 'w' or 'l' ('d' in Intel mode) if instruction has |
2517 | an operand size prefix, or suffix_always is true. print | |
2518 | 'q' if rex prefix is present. | |
52b15da3 | 2519 | |
6439fc28 AM |
2520 | Many of the above letters print nothing in Intel mode. See "putop" |
2521 | for the details. | |
52b15da3 | 2522 | |
6439fc28 | 2523 | Braces '{' and '}', and vertical bars '|', indicate alternative |
7c52e0e8 | 2524 | mnemonic strings for AT&T and Intel. */ |
252b5132 | 2525 | |
6439fc28 | 2526 | static const struct dis386 dis386[] = { |
252b5132 | 2527 | /* 00 */ |
bf890a93 IT |
2528 | { "addB", { Ebh1, Gb }, 0 }, |
2529 | { "addS", { Evh1, Gv }, 0 }, | |
2530 | { "addB", { Gb, EbS }, 0 }, | |
2531 | { "addS", { Gv, EvS }, 0 }, | |
2532 | { "addB", { AL, Ib }, 0 }, | |
2533 | { "addS", { eAX, Iv }, 0 }, | |
4e7d34a6 L |
2534 | { X86_64_TABLE (X86_64_06) }, |
2535 | { X86_64_TABLE (X86_64_07) }, | |
252b5132 | 2536 | /* 08 */ |
bf890a93 IT |
2537 | { "orB", { Ebh1, Gb }, 0 }, |
2538 | { "orS", { Evh1, Gv }, 0 }, | |
2539 | { "orB", { Gb, EbS }, 0 }, | |
2540 | { "orS", { Gv, EvS }, 0 }, | |
2541 | { "orB", { AL, Ib }, 0 }, | |
2542 | { "orS", { eAX, Iv }, 0 }, | |
4e7d34a6 | 2543 | { X86_64_TABLE (X86_64_0D) }, |
592d1631 | 2544 | { Bad_Opcode }, /* 0x0f extended opcode escape */ |
252b5132 | 2545 | /* 10 */ |
bf890a93 IT |
2546 | { "adcB", { Ebh1, Gb }, 0 }, |
2547 | { "adcS", { Evh1, Gv }, 0 }, | |
2548 | { "adcB", { Gb, EbS }, 0 }, | |
2549 | { "adcS", { Gv, EvS }, 0 }, | |
2550 | { "adcB", { AL, Ib }, 0 }, | |
2551 | { "adcS", { eAX, Iv }, 0 }, | |
4e7d34a6 L |
2552 | { X86_64_TABLE (X86_64_16) }, |
2553 | { X86_64_TABLE (X86_64_17) }, | |
252b5132 | 2554 | /* 18 */ |
bf890a93 IT |
2555 | { "sbbB", { Ebh1, Gb }, 0 }, |
2556 | { "sbbS", { Evh1, Gv }, 0 }, | |
2557 | { "sbbB", { Gb, EbS }, 0 }, | |
2558 | { "sbbS", { Gv, EvS }, 0 }, | |
2559 | { "sbbB", { AL, Ib }, 0 }, | |
2560 | { "sbbS", { eAX, Iv }, 0 }, | |
4e7d34a6 L |
2561 | { X86_64_TABLE (X86_64_1E) }, |
2562 | { X86_64_TABLE (X86_64_1F) }, | |
252b5132 | 2563 | /* 20 */ |
bf890a93 IT |
2564 | { "andB", { Ebh1, Gb }, 0 }, |
2565 | { "andS", { Evh1, Gv }, 0 }, | |
2566 | { "andB", { Gb, EbS }, 0 }, | |
2567 | { "andS", { Gv, EvS }, 0 }, | |
2568 | { "andB", { AL, Ib }, 0 }, | |
2569 | { "andS", { eAX, Iv }, 0 }, | |
592d1631 | 2570 | { Bad_Opcode }, /* SEG ES prefix */ |
4e7d34a6 | 2571 | { X86_64_TABLE (X86_64_27) }, |
252b5132 | 2572 | /* 28 */ |
bf890a93 IT |
2573 | { "subB", { Ebh1, Gb }, 0 }, |
2574 | { "subS", { Evh1, Gv }, 0 }, | |
2575 | { "subB", { Gb, EbS }, 0 }, | |
2576 | { "subS", { Gv, EvS }, 0 }, | |
2577 | { "subB", { AL, Ib }, 0 }, | |
2578 | { "subS", { eAX, Iv }, 0 }, | |
592d1631 | 2579 | { Bad_Opcode }, /* SEG CS prefix */ |
4e7d34a6 | 2580 | { X86_64_TABLE (X86_64_2F) }, |
252b5132 | 2581 | /* 30 */ |
bf890a93 IT |
2582 | { "xorB", { Ebh1, Gb }, 0 }, |
2583 | { "xorS", { Evh1, Gv }, 0 }, | |
2584 | { "xorB", { Gb, EbS }, 0 }, | |
2585 | { "xorS", { Gv, EvS }, 0 }, | |
2586 | { "xorB", { AL, Ib }, 0 }, | |
2587 | { "xorS", { eAX, Iv }, 0 }, | |
592d1631 | 2588 | { Bad_Opcode }, /* SEG SS prefix */ |
4e7d34a6 | 2589 | { X86_64_TABLE (X86_64_37) }, |
252b5132 | 2590 | /* 38 */ |
bf890a93 IT |
2591 | { "cmpB", { Eb, Gb }, 0 }, |
2592 | { "cmpS", { Ev, Gv }, 0 }, | |
2593 | { "cmpB", { Gb, EbS }, 0 }, | |
2594 | { "cmpS", { Gv, EvS }, 0 }, | |
2595 | { "cmpB", { AL, Ib }, 0 }, | |
2596 | { "cmpS", { eAX, Iv }, 0 }, | |
592d1631 | 2597 | { Bad_Opcode }, /* SEG DS prefix */ |
4e7d34a6 | 2598 | { X86_64_TABLE (X86_64_3F) }, |
252b5132 | 2599 | /* 40 */ |
bf890a93 IT |
2600 | { "inc{S|}", { RMeAX }, 0 }, |
2601 | { "inc{S|}", { RMeCX }, 0 }, | |
2602 | { "inc{S|}", { RMeDX }, 0 }, | |
2603 | { "inc{S|}", { RMeBX }, 0 }, | |
2604 | { "inc{S|}", { RMeSP }, 0 }, | |
2605 | { "inc{S|}", { RMeBP }, 0 }, | |
2606 | { "inc{S|}", { RMeSI }, 0 }, | |
2607 | { "inc{S|}", { RMeDI }, 0 }, | |
252b5132 | 2608 | /* 48 */ |
bf890a93 IT |
2609 | { "dec{S|}", { RMeAX }, 0 }, |
2610 | { "dec{S|}", { RMeCX }, 0 }, | |
2611 | { "dec{S|}", { RMeDX }, 0 }, | |
2612 | { "dec{S|}", { RMeBX }, 0 }, | |
2613 | { "dec{S|}", { RMeSP }, 0 }, | |
2614 | { "dec{S|}", { RMeBP }, 0 }, | |
2615 | { "dec{S|}", { RMeSI }, 0 }, | |
2616 | { "dec{S|}", { RMeDI }, 0 }, | |
252b5132 | 2617 | /* 50 */ |
bf890a93 IT |
2618 | { "pushV", { RMrAX }, 0 }, |
2619 | { "pushV", { RMrCX }, 0 }, | |
2620 | { "pushV", { RMrDX }, 0 }, | |
2621 | { "pushV", { RMrBX }, 0 }, | |
2622 | { "pushV", { RMrSP }, 0 }, | |
2623 | { "pushV", { RMrBP }, 0 }, | |
2624 | { "pushV", { RMrSI }, 0 }, | |
2625 | { "pushV", { RMrDI }, 0 }, | |
252b5132 | 2626 | /* 58 */ |
bf890a93 IT |
2627 | { "popV", { RMrAX }, 0 }, |
2628 | { "popV", { RMrCX }, 0 }, | |
2629 | { "popV", { RMrDX }, 0 }, | |
2630 | { "popV", { RMrBX }, 0 }, | |
2631 | { "popV", { RMrSP }, 0 }, | |
2632 | { "popV", { RMrBP }, 0 }, | |
2633 | { "popV", { RMrSI }, 0 }, | |
2634 | { "popV", { RMrDI }, 0 }, | |
252b5132 | 2635 | /* 60 */ |
4e7d34a6 L |
2636 | { X86_64_TABLE (X86_64_60) }, |
2637 | { X86_64_TABLE (X86_64_61) }, | |
2638 | { X86_64_TABLE (X86_64_62) }, | |
2639 | { X86_64_TABLE (X86_64_63) }, | |
592d1631 L |
2640 | { Bad_Opcode }, /* seg fs */ |
2641 | { Bad_Opcode }, /* seg gs */ | |
2642 | { Bad_Opcode }, /* op size prefix */ | |
2643 | { Bad_Opcode }, /* adr size prefix */ | |
252b5132 | 2644 | /* 68 */ |
bf890a93 IT |
2645 | { "pushT", { sIv }, 0 }, |
2646 | { "imulS", { Gv, Ev, Iv }, 0 }, | |
2647 | { "pushT", { sIbT }, 0 }, | |
2648 | { "imulS", { Gv, Ev, sIb }, 0 }, | |
2649 | { "ins{b|}", { Ybr, indirDX }, 0 }, | |
4e7d34a6 | 2650 | { X86_64_TABLE (X86_64_6D) }, |
bf890a93 | 2651 | { "outs{b|}", { indirDXr, Xb }, 0 }, |
4e7d34a6 | 2652 | { X86_64_TABLE (X86_64_6F) }, |
252b5132 | 2653 | /* 70 */ |
bf890a93 IT |
2654 | { "joH", { Jb, BND, cond_jump_flag }, 0 }, |
2655 | { "jnoH", { Jb, BND, cond_jump_flag }, 0 }, | |
2656 | { "jbH", { Jb, BND, cond_jump_flag }, 0 }, | |
2657 | { "jaeH", { Jb, BND, cond_jump_flag }, 0 }, | |
2658 | { "jeH", { Jb, BND, cond_jump_flag }, 0 }, | |
2659 | { "jneH", { Jb, BND, cond_jump_flag }, 0 }, | |
2660 | { "jbeH", { Jb, BND, cond_jump_flag }, 0 }, | |
2661 | { "jaH", { Jb, BND, cond_jump_flag }, 0 }, | |
252b5132 | 2662 | /* 78 */ |
bf890a93 IT |
2663 | { "jsH", { Jb, BND, cond_jump_flag }, 0 }, |
2664 | { "jnsH", { Jb, BND, cond_jump_flag }, 0 }, | |
2665 | { "jpH", { Jb, BND, cond_jump_flag }, 0 }, | |
2666 | { "jnpH", { Jb, BND, cond_jump_flag }, 0 }, | |
2667 | { "jlH", { Jb, BND, cond_jump_flag }, 0 }, | |
2668 | { "jgeH", { Jb, BND, cond_jump_flag }, 0 }, | |
2669 | { "jleH", { Jb, BND, cond_jump_flag }, 0 }, | |
2670 | { "jgH", { Jb, BND, cond_jump_flag }, 0 }, | |
252b5132 | 2671 | /* 80 */ |
1ceb70f8 L |
2672 | { REG_TABLE (REG_80) }, |
2673 | { REG_TABLE (REG_81) }, | |
8b89fe14 | 2674 | { REG_TABLE (REG_82) }, |
7148c369 | 2675 | { REG_TABLE (REG_83) }, |
bf890a93 IT |
2676 | { "testB", { Eb, Gb }, 0 }, |
2677 | { "testS", { Ev, Gv }, 0 }, | |
2678 | { "xchgB", { Ebh2, Gb }, 0 }, | |
2679 | { "xchgS", { Evh2, Gv }, 0 }, | |
252b5132 | 2680 | /* 88 */ |
bf890a93 IT |
2681 | { "movB", { Ebh3, Gb }, 0 }, |
2682 | { "movS", { Evh3, Gv }, 0 }, | |
2683 | { "movB", { Gb, EbS }, 0 }, | |
2684 | { "movS", { Gv, EvS }, 0 }, | |
2685 | { "movD", { Sv, Sw }, 0 }, | |
1ceb70f8 | 2686 | { MOD_TABLE (MOD_8D) }, |
bf890a93 | 2687 | { "movD", { Sw, Sv }, 0 }, |
1ceb70f8 | 2688 | { REG_TABLE (REG_8F) }, |
252b5132 | 2689 | /* 90 */ |
1ceb70f8 | 2690 | { PREFIX_TABLE (PREFIX_90) }, |
bf890a93 IT |
2691 | { "xchgS", { RMeCX, eAX }, 0 }, |
2692 | { "xchgS", { RMeDX, eAX }, 0 }, | |
2693 | { "xchgS", { RMeBX, eAX }, 0 }, | |
2694 | { "xchgS", { RMeSP, eAX }, 0 }, | |
2695 | { "xchgS", { RMeBP, eAX }, 0 }, | |
2696 | { "xchgS", { RMeSI, eAX }, 0 }, | |
2697 | { "xchgS", { RMeDI, eAX }, 0 }, | |
252b5132 | 2698 | /* 98 */ |
bf890a93 IT |
2699 | { "cW{t|}R", { XX }, 0 }, |
2700 | { "cR{t|}O", { XX }, 0 }, | |
4e7d34a6 | 2701 | { X86_64_TABLE (X86_64_9A) }, |
592d1631 | 2702 | { Bad_Opcode }, /* fwait */ |
bf890a93 IT |
2703 | { "pushfT", { XX }, 0 }, |
2704 | { "popfT", { XX }, 0 }, | |
2705 | { "sahf", { XX }, 0 }, | |
2706 | { "lahf", { XX }, 0 }, | |
252b5132 | 2707 | /* a0 */ |
bf890a93 IT |
2708 | { "mov%LB", { AL, Ob }, 0 }, |
2709 | { "mov%LS", { eAX, Ov }, 0 }, | |
2710 | { "mov%LB", { Ob, AL }, 0 }, | |
2711 | { "mov%LS", { Ov, eAX }, 0 }, | |
2712 | { "movs{b|}", { Ybr, Xb }, 0 }, | |
2713 | { "movs{R|}", { Yvr, Xv }, 0 }, | |
2714 | { "cmps{b|}", { Xb, Yb }, 0 }, | |
2715 | { "cmps{R|}", { Xv, Yv }, 0 }, | |
252b5132 | 2716 | /* a8 */ |
bf890a93 IT |
2717 | { "testB", { AL, Ib }, 0 }, |
2718 | { "testS", { eAX, Iv }, 0 }, | |
2719 | { "stosB", { Ybr, AL }, 0 }, | |
2720 | { "stosS", { Yvr, eAX }, 0 }, | |
2721 | { "lodsB", { ALr, Xb }, 0 }, | |
2722 | { "lodsS", { eAXr, Xv }, 0 }, | |
2723 | { "scasB", { AL, Yb }, 0 }, | |
2724 | { "scasS", { eAX, Yv }, 0 }, | |
252b5132 | 2725 | /* b0 */ |
bf890a93 IT |
2726 | { "movB", { RMAL, Ib }, 0 }, |
2727 | { "movB", { RMCL, Ib }, 0 }, | |
2728 | { "movB", { RMDL, Ib }, 0 }, | |
2729 | { "movB", { RMBL, Ib }, 0 }, | |
2730 | { "movB", { RMAH, Ib }, 0 }, | |
2731 | { "movB", { RMCH, Ib }, 0 }, | |
2732 | { "movB", { RMDH, Ib }, 0 }, | |
2733 | { "movB", { RMBH, Ib }, 0 }, | |
252b5132 | 2734 | /* b8 */ |
bf890a93 IT |
2735 | { "mov%LV", { RMeAX, Iv64 }, 0 }, |
2736 | { "mov%LV", { RMeCX, Iv64 }, 0 }, | |
2737 | { "mov%LV", { RMeDX, Iv64 }, 0 }, | |
2738 | { "mov%LV", { RMeBX, Iv64 }, 0 }, | |
2739 | { "mov%LV", { RMeSP, Iv64 }, 0 }, | |
2740 | { "mov%LV", { RMeBP, Iv64 }, 0 }, | |
2741 | { "mov%LV", { RMeSI, Iv64 }, 0 }, | |
2742 | { "mov%LV", { RMeDI, Iv64 }, 0 }, | |
252b5132 | 2743 | /* c0 */ |
1ceb70f8 L |
2744 | { REG_TABLE (REG_C0) }, |
2745 | { REG_TABLE (REG_C1) }, | |
bf890a93 IT |
2746 | { "retT", { Iw, BND }, 0 }, |
2747 | { "retT", { BND }, 0 }, | |
4e7d34a6 L |
2748 | { X86_64_TABLE (X86_64_C4) }, |
2749 | { X86_64_TABLE (X86_64_C5) }, | |
1ceb70f8 L |
2750 | { REG_TABLE (REG_C6) }, |
2751 | { REG_TABLE (REG_C7) }, | |
252b5132 | 2752 | /* c8 */ |
bf890a93 IT |
2753 | { "enterT", { Iw, Ib }, 0 }, |
2754 | { "leaveT", { XX }, 0 }, | |
2755 | { "Jret{|f}P", { Iw }, 0 }, | |
2756 | { "Jret{|f}P", { XX }, 0 }, | |
2757 | { "int3", { XX }, 0 }, | |
2758 | { "int", { Ib }, 0 }, | |
4e7d34a6 | 2759 | { X86_64_TABLE (X86_64_CE) }, |
bf890a93 | 2760 | { "iret%LP", { XX }, 0 }, |
252b5132 | 2761 | /* d0 */ |
1ceb70f8 L |
2762 | { REG_TABLE (REG_D0) }, |
2763 | { REG_TABLE (REG_D1) }, | |
2764 | { REG_TABLE (REG_D2) }, | |
2765 | { REG_TABLE (REG_D3) }, | |
4e7d34a6 L |
2766 | { X86_64_TABLE (X86_64_D4) }, |
2767 | { X86_64_TABLE (X86_64_D5) }, | |
592d1631 | 2768 | { Bad_Opcode }, |
bf890a93 | 2769 | { "xlat", { DSBX }, 0 }, |
252b5132 RH |
2770 | /* d8 */ |
2771 | { FLOAT }, | |
2772 | { FLOAT }, | |
2773 | { FLOAT }, | |
2774 | { FLOAT }, | |
2775 | { FLOAT }, | |
2776 | { FLOAT }, | |
2777 | { FLOAT }, | |
2778 | { FLOAT }, | |
2779 | /* e0 */ | |
bf890a93 IT |
2780 | { "loopneFH", { Jb, XX, loop_jcxz_flag }, 0 }, |
2781 | { "loopeFH", { Jb, XX, loop_jcxz_flag }, 0 }, | |
2782 | { "loopFH", { Jb, XX, loop_jcxz_flag }, 0 }, | |
2783 | { "jEcxzH", { Jb, XX, loop_jcxz_flag }, 0 }, | |
2784 | { "inB", { AL, Ib }, 0 }, | |
2785 | { "inG", { zAX, Ib }, 0 }, | |
2786 | { "outB", { Ib, AL }, 0 }, | |
2787 | { "outG", { Ib, zAX }, 0 }, | |
252b5132 | 2788 | /* e8 */ |
a72d2af2 L |
2789 | { X86_64_TABLE (X86_64_E8) }, |
2790 | { X86_64_TABLE (X86_64_E9) }, | |
4e7d34a6 | 2791 | { X86_64_TABLE (X86_64_EA) }, |
bf890a93 IT |
2792 | { "jmp", { Jb, BND }, 0 }, |
2793 | { "inB", { AL, indirDX }, 0 }, | |
2794 | { "inG", { zAX, indirDX }, 0 }, | |
2795 | { "outB", { indirDX, AL }, 0 }, | |
2796 | { "outG", { indirDX, zAX }, 0 }, | |
252b5132 | 2797 | /* f0 */ |
592d1631 | 2798 | { Bad_Opcode }, /* lock prefix */ |
bf890a93 | 2799 | { "icebp", { XX }, 0 }, |
592d1631 L |
2800 | { Bad_Opcode }, /* repne */ |
2801 | { Bad_Opcode }, /* repz */ | |
bf890a93 IT |
2802 | { "hlt", { XX }, 0 }, |
2803 | { "cmc", { XX }, 0 }, | |
1ceb70f8 L |
2804 | { REG_TABLE (REG_F6) }, |
2805 | { REG_TABLE (REG_F7) }, | |
252b5132 | 2806 | /* f8 */ |
bf890a93 IT |
2807 | { "clc", { XX }, 0 }, |
2808 | { "stc", { XX }, 0 }, | |
2809 | { "cli", { XX }, 0 }, | |
2810 | { "sti", { XX }, 0 }, | |
2811 | { "cld", { XX }, 0 }, | |
2812 | { "std", { XX }, 0 }, | |
1ceb70f8 L |
2813 | { REG_TABLE (REG_FE) }, |
2814 | { REG_TABLE (REG_FF) }, | |
252b5132 RH |
2815 | }; |
2816 | ||
6439fc28 | 2817 | static const struct dis386 dis386_twobyte[] = { |
252b5132 | 2818 | /* 00 */ |
1ceb70f8 L |
2819 | { REG_TABLE (REG_0F00 ) }, |
2820 | { REG_TABLE (REG_0F01 ) }, | |
bf890a93 IT |
2821 | { "larS", { Gv, Ew }, 0 }, |
2822 | { "lslS", { Gv, Ew }, 0 }, | |
592d1631 | 2823 | { Bad_Opcode }, |
bf890a93 IT |
2824 | { "syscall", { XX }, 0 }, |
2825 | { "clts", { XX }, 0 }, | |
2826 | { "sysret%LP", { XX }, 0 }, | |
252b5132 | 2827 | /* 08 */ |
bf890a93 IT |
2828 | { "invd", { XX }, 0 }, |
2829 | { "wbinvd", { XX }, 0 }, | |
592d1631 | 2830 | { Bad_Opcode }, |
bf890a93 | 2831 | { "ud2", { XX }, 0 }, |
592d1631 | 2832 | { Bad_Opcode }, |
b5b1fc4f | 2833 | { REG_TABLE (REG_0F0D) }, |
bf890a93 IT |
2834 | { "femms", { XX }, 0 }, |
2835 | { "", { MX, EM, OPSUF }, 0 }, /* See OP_3DNowSuffix. */ | |
252b5132 | 2836 | /* 10 */ |
1ceb70f8 L |
2837 | { PREFIX_TABLE (PREFIX_0F10) }, |
2838 | { PREFIX_TABLE (PREFIX_0F11) }, | |
2839 | { PREFIX_TABLE (PREFIX_0F12) }, | |
2840 | { MOD_TABLE (MOD_0F13) }, | |
507bd325 L |
2841 | { "unpcklpX", { XM, EXx }, PREFIX_OPCODE }, |
2842 | { "unpckhpX", { XM, EXx }, PREFIX_OPCODE }, | |
1ceb70f8 L |
2843 | { PREFIX_TABLE (PREFIX_0F16) }, |
2844 | { MOD_TABLE (MOD_0F17) }, | |
252b5132 | 2845 | /* 18 */ |
1ceb70f8 | 2846 | { REG_TABLE (REG_0F18) }, |
bf890a93 | 2847 | { "nopQ", { Ev }, 0 }, |
7e8b059b L |
2848 | { PREFIX_TABLE (PREFIX_0F1A) }, |
2849 | { PREFIX_TABLE (PREFIX_0F1B) }, | |
bf890a93 IT |
2850 | { "nopQ", { Ev }, 0 }, |
2851 | { "nopQ", { Ev }, 0 }, | |
2852 | { "nopQ", { Ev }, 0 }, | |
2853 | { "nopQ", { Ev }, 0 }, | |
252b5132 | 2854 | /* 20 */ |
bf890a93 IT |
2855 | { "movZ", { Rm, Cm }, 0 }, |
2856 | { "movZ", { Rm, Dm }, 0 }, | |
2857 | { "movZ", { Cm, Rm }, 0 }, | |
2858 | { "movZ", { Dm, Rm }, 0 }, | |
1ceb70f8 | 2859 | { MOD_TABLE (MOD_0F24) }, |
592d1631 | 2860 | { Bad_Opcode }, |
1ceb70f8 | 2861 | { MOD_TABLE (MOD_0F26) }, |
592d1631 | 2862 | { Bad_Opcode }, |
252b5132 | 2863 | /* 28 */ |
507bd325 L |
2864 | { "movapX", { XM, EXx }, PREFIX_OPCODE }, |
2865 | { "movapX", { EXxS, XM }, PREFIX_OPCODE }, | |
1ceb70f8 L |
2866 | { PREFIX_TABLE (PREFIX_0F2A) }, |
2867 | { PREFIX_TABLE (PREFIX_0F2B) }, | |
2868 | { PREFIX_TABLE (PREFIX_0F2C) }, | |
2869 | { PREFIX_TABLE (PREFIX_0F2D) }, | |
2870 | { PREFIX_TABLE (PREFIX_0F2E) }, | |
2871 | { PREFIX_TABLE (PREFIX_0F2F) }, | |
252b5132 | 2872 | /* 30 */ |
bf890a93 IT |
2873 | { "wrmsr", { XX }, 0 }, |
2874 | { "rdtsc", { XX }, 0 }, | |
2875 | { "rdmsr", { XX }, 0 }, | |
2876 | { "rdpmc", { XX }, 0 }, | |
2877 | { "sysenter", { XX }, 0 }, | |
2878 | { "sysexit", { XX }, 0 }, | |
592d1631 | 2879 | { Bad_Opcode }, |
bf890a93 | 2880 | { "getsec", { XX }, 0 }, |
252b5132 | 2881 | /* 38 */ |
507bd325 | 2882 | { THREE_BYTE_TABLE_PREFIX (THREE_BYTE_0F38, PREFIX_OPCODE) }, |
592d1631 | 2883 | { Bad_Opcode }, |
507bd325 | 2884 | { THREE_BYTE_TABLE_PREFIX (THREE_BYTE_0F3A, PREFIX_OPCODE) }, |
592d1631 L |
2885 | { Bad_Opcode }, |
2886 | { Bad_Opcode }, | |
2887 | { Bad_Opcode }, | |
2888 | { Bad_Opcode }, | |
2889 | { Bad_Opcode }, | |
252b5132 | 2890 | /* 40 */ |
bf890a93 IT |
2891 | { "cmovoS", { Gv, Ev }, 0 }, |
2892 | { "cmovnoS", { Gv, Ev }, 0 }, | |
2893 | { "cmovbS", { Gv, Ev }, 0 }, | |
2894 | { "cmovaeS", { Gv, Ev }, 0 }, | |
2895 | { "cmoveS", { Gv, Ev }, 0 }, | |
2896 | { "cmovneS", { Gv, Ev }, 0 }, | |
2897 | { "cmovbeS", { Gv, Ev }, 0 }, | |
2898 | { "cmovaS", { Gv, Ev }, 0 }, | |
252b5132 | 2899 | /* 48 */ |
bf890a93 IT |
2900 | { "cmovsS", { Gv, Ev }, 0 }, |
2901 | { "cmovnsS", { Gv, Ev }, 0 }, | |
2902 | { "cmovpS", { Gv, Ev }, 0 }, | |
2903 | { "cmovnpS", { Gv, Ev }, 0 }, | |
2904 | { "cmovlS", { Gv, Ev }, 0 }, | |
2905 | { "cmovgeS", { Gv, Ev }, 0 }, | |
2906 | { "cmovleS", { Gv, Ev }, 0 }, | |
2907 | { "cmovgS", { Gv, Ev }, 0 }, | |
252b5132 | 2908 | /* 50 */ |
75c135a8 | 2909 | { MOD_TABLE (MOD_0F51) }, |
1ceb70f8 L |
2910 | { PREFIX_TABLE (PREFIX_0F51) }, |
2911 | { PREFIX_TABLE (PREFIX_0F52) }, | |
2912 | { PREFIX_TABLE (PREFIX_0F53) }, | |
507bd325 L |
2913 | { "andpX", { XM, EXx }, PREFIX_OPCODE }, |
2914 | { "andnpX", { XM, EXx }, PREFIX_OPCODE }, | |
2915 | { "orpX", { XM, EXx }, PREFIX_OPCODE }, | |
2916 | { "xorpX", { XM, EXx }, PREFIX_OPCODE }, | |
252b5132 | 2917 | /* 58 */ |
1ceb70f8 L |
2918 | { PREFIX_TABLE (PREFIX_0F58) }, |
2919 | { PREFIX_TABLE (PREFIX_0F59) }, | |
2920 | { PREFIX_TABLE (PREFIX_0F5A) }, | |
2921 | { PREFIX_TABLE (PREFIX_0F5B) }, | |
2922 | { PREFIX_TABLE (PREFIX_0F5C) }, | |
2923 | { PREFIX_TABLE (PREFIX_0F5D) }, | |
2924 | { PREFIX_TABLE (PREFIX_0F5E) }, | |
2925 | { PREFIX_TABLE (PREFIX_0F5F) }, | |
252b5132 | 2926 | /* 60 */ |
1ceb70f8 L |
2927 | { PREFIX_TABLE (PREFIX_0F60) }, |
2928 | { PREFIX_TABLE (PREFIX_0F61) }, | |
2929 | { PREFIX_TABLE (PREFIX_0F62) }, | |
507bd325 L |
2930 | { "packsswb", { MX, EM }, PREFIX_OPCODE }, |
2931 | { "pcmpgtb", { MX, EM }, PREFIX_OPCODE }, | |
2932 | { "pcmpgtw", { MX, EM }, PREFIX_OPCODE }, | |
2933 | { "pcmpgtd", { MX, EM }, PREFIX_OPCODE }, | |
2934 | { "packuswb", { MX, EM }, PREFIX_OPCODE }, | |
252b5132 | 2935 | /* 68 */ |
507bd325 L |
2936 | { "punpckhbw", { MX, EM }, PREFIX_OPCODE }, |
2937 | { "punpckhwd", { MX, EM }, PREFIX_OPCODE }, | |
2938 | { "punpckhdq", { MX, EM }, PREFIX_OPCODE }, | |
2939 | { "packssdw", { MX, EM }, PREFIX_OPCODE }, | |
1ceb70f8 L |
2940 | { PREFIX_TABLE (PREFIX_0F6C) }, |
2941 | { PREFIX_TABLE (PREFIX_0F6D) }, | |
507bd325 | 2942 | { "movK", { MX, Edq }, PREFIX_OPCODE }, |
1ceb70f8 | 2943 | { PREFIX_TABLE (PREFIX_0F6F) }, |
252b5132 | 2944 | /* 70 */ |
1ceb70f8 L |
2945 | { PREFIX_TABLE (PREFIX_0F70) }, |
2946 | { REG_TABLE (REG_0F71) }, | |
2947 | { REG_TABLE (REG_0F72) }, | |
2948 | { REG_TABLE (REG_0F73) }, | |
507bd325 L |
2949 | { "pcmpeqb", { MX, EM }, PREFIX_OPCODE }, |
2950 | { "pcmpeqw", { MX, EM }, PREFIX_OPCODE }, | |
2951 | { "pcmpeqd", { MX, EM }, PREFIX_OPCODE }, | |
2952 | { "emms", { XX }, PREFIX_OPCODE }, | |
252b5132 | 2953 | /* 78 */ |
1ceb70f8 L |
2954 | { PREFIX_TABLE (PREFIX_0F78) }, |
2955 | { PREFIX_TABLE (PREFIX_0F79) }, | |
4e7d34a6 | 2956 | { THREE_BYTE_TABLE (THREE_BYTE_0F7A) }, |
592d1631 | 2957 | { Bad_Opcode }, |
1ceb70f8 L |
2958 | { PREFIX_TABLE (PREFIX_0F7C) }, |
2959 | { PREFIX_TABLE (PREFIX_0F7D) }, | |
2960 | { PREFIX_TABLE (PREFIX_0F7E) }, | |
2961 | { PREFIX_TABLE (PREFIX_0F7F) }, | |
252b5132 | 2962 | /* 80 */ |
bf890a93 IT |
2963 | { "joH", { Jv, BND, cond_jump_flag }, 0 }, |
2964 | { "jnoH", { Jv, BND, cond_jump_flag }, 0 }, | |
2965 | { "jbH", { Jv, BND, cond_jump_flag }, 0 }, | |
2966 | { "jaeH", { Jv, BND, cond_jump_flag }, 0 }, | |
2967 | { "jeH", { Jv, BND, cond_jump_flag }, 0 }, | |
2968 | { "jneH", { Jv, BND, cond_jump_flag }, 0 }, | |
2969 | { "jbeH", { Jv, BND, cond_jump_flag }, 0 }, | |
2970 | { "jaH", { Jv, BND, cond_jump_flag }, 0 }, | |
252b5132 | 2971 | /* 88 */ |
bf890a93 IT |
2972 | { "jsH", { Jv, BND, cond_jump_flag }, 0 }, |
2973 | { "jnsH", { Jv, BND, cond_jump_flag }, 0 }, | |
2974 | { "jpH", { Jv, BND, cond_jump_flag }, 0 }, | |
2975 | { "jnpH", { Jv, BND, cond_jump_flag }, 0 }, | |
2976 | { "jlH", { Jv, BND, cond_jump_flag }, 0 }, | |
2977 | { "jgeH", { Jv, BND, cond_jump_flag }, 0 }, | |
2978 | { "jleH", { Jv, BND, cond_jump_flag }, 0 }, | |
2979 | { "jgH", { Jv, BND, cond_jump_flag }, 0 }, | |
252b5132 | 2980 | /* 90 */ |
bf890a93 IT |
2981 | { "seto", { Eb }, 0 }, |
2982 | { "setno", { Eb }, 0 }, | |
2983 | { "setb", { Eb }, 0 }, | |
2984 | { "setae", { Eb }, 0 }, | |
2985 | { "sete", { Eb }, 0 }, | |
2986 | { "setne", { Eb }, 0 }, | |
2987 | { "setbe", { Eb }, 0 }, | |
2988 | { "seta", { Eb }, 0 }, | |
252b5132 | 2989 | /* 98 */ |
bf890a93 IT |
2990 | { "sets", { Eb }, 0 }, |
2991 | { "setns", { Eb }, 0 }, | |
2992 | { "setp", { Eb }, 0 }, | |
2993 | { "setnp", { Eb }, 0 }, | |
2994 | { "setl", { Eb }, 0 }, | |
2995 | { "setge", { Eb }, 0 }, | |
2996 | { "setle", { Eb }, 0 }, | |
2997 | { "setg", { Eb }, 0 }, | |
252b5132 | 2998 | /* a0 */ |
bf890a93 IT |
2999 | { "pushT", { fs }, 0 }, |
3000 | { "popT", { fs }, 0 }, | |
3001 | { "cpuid", { XX }, 0 }, | |
3002 | { "btS", { Ev, Gv }, 0 }, | |
3003 | { "shldS", { Ev, Gv, Ib }, 0 }, | |
3004 | { "shldS", { Ev, Gv, CL }, 0 }, | |
1ceb70f8 L |
3005 | { REG_TABLE (REG_0FA6) }, |
3006 | { REG_TABLE (REG_0FA7) }, | |
252b5132 | 3007 | /* a8 */ |
bf890a93 IT |
3008 | { "pushT", { gs }, 0 }, |
3009 | { "popT", { gs }, 0 }, | |
3010 | { "rsm", { XX }, 0 }, | |
3011 | { "btsS", { Evh1, Gv }, 0 }, | |
3012 | { "shrdS", { Ev, Gv, Ib }, 0 }, | |
3013 | { "shrdS", { Ev, Gv, CL }, 0 }, | |
1ceb70f8 | 3014 | { REG_TABLE (REG_0FAE) }, |
bf890a93 | 3015 | { "imulS", { Gv, Ev }, 0 }, |
252b5132 | 3016 | /* b0 */ |
bf890a93 IT |
3017 | { "cmpxchgB", { Ebh1, Gb }, 0 }, |
3018 | { "cmpxchgS", { Evh1, Gv }, 0 }, | |
1ceb70f8 | 3019 | { MOD_TABLE (MOD_0FB2) }, |
bf890a93 | 3020 | { "btrS", { Evh1, Gv }, 0 }, |
1ceb70f8 L |
3021 | { MOD_TABLE (MOD_0FB4) }, |
3022 | { MOD_TABLE (MOD_0FB5) }, | |
bf890a93 IT |
3023 | { "movz{bR|x}", { Gv, Eb }, 0 }, |
3024 | { "movz{wR|x}", { Gv, Ew }, 0 }, /* yes, there really is movzww ! */ | |
252b5132 | 3025 | /* b8 */ |
1ceb70f8 | 3026 | { PREFIX_TABLE (PREFIX_0FB8) }, |
bf890a93 | 3027 | { "ud1", { XX }, 0 }, |
1ceb70f8 | 3028 | { REG_TABLE (REG_0FBA) }, |
bf890a93 | 3029 | { "btcS", { Evh1, Gv }, 0 }, |
f12dc422 | 3030 | { PREFIX_TABLE (PREFIX_0FBC) }, |
1ceb70f8 | 3031 | { PREFIX_TABLE (PREFIX_0FBD) }, |
bf890a93 IT |
3032 | { "movs{bR|x}", { Gv, Eb }, 0 }, |
3033 | { "movs{wR|x}", { Gv, Ew }, 0 }, /* yes, there really is movsww ! */ | |
252b5132 | 3034 | /* c0 */ |
bf890a93 IT |
3035 | { "xaddB", { Ebh1, Gb }, 0 }, |
3036 | { "xaddS", { Evh1, Gv }, 0 }, | |
1ceb70f8 | 3037 | { PREFIX_TABLE (PREFIX_0FC2) }, |
a8484f96 | 3038 | { MOD_TABLE (MOD_0FC3) }, |
507bd325 L |
3039 | { "pinsrw", { MX, Edqw, Ib }, PREFIX_OPCODE }, |
3040 | { "pextrw", { Gdq, MS, Ib }, PREFIX_OPCODE }, | |
3041 | { "shufpX", { XM, EXx, Ib }, PREFIX_OPCODE }, | |
1ceb70f8 | 3042 | { REG_TABLE (REG_0FC7) }, |
252b5132 | 3043 | /* c8 */ |
bf890a93 IT |
3044 | { "bswap", { RMeAX }, 0 }, |
3045 | { "bswap", { RMeCX }, 0 }, | |
3046 | { "bswap", { RMeDX }, 0 }, | |
3047 | { "bswap", { RMeBX }, 0 }, | |
3048 | { "bswap", { RMeSP }, 0 }, | |
3049 | { "bswap", { RMeBP }, 0 }, | |
3050 | { "bswap", { RMeSI }, 0 }, | |
3051 | { "bswap", { RMeDI }, 0 }, | |
252b5132 | 3052 | /* d0 */ |
1ceb70f8 | 3053 | { PREFIX_TABLE (PREFIX_0FD0) }, |
507bd325 L |
3054 | { "psrlw", { MX, EM }, PREFIX_OPCODE }, |
3055 | { "psrld", { MX, EM }, PREFIX_OPCODE }, | |
3056 | { "psrlq", { MX, EM }, PREFIX_OPCODE }, | |
3057 | { "paddq", { MX, EM }, PREFIX_OPCODE }, | |
3058 | { "pmullw", { MX, EM }, PREFIX_OPCODE }, | |
1ceb70f8 | 3059 | { PREFIX_TABLE (PREFIX_0FD6) }, |
75c135a8 | 3060 | { MOD_TABLE (MOD_0FD7) }, |
252b5132 | 3061 | /* d8 */ |
507bd325 L |
3062 | { "psubusb", { MX, EM }, PREFIX_OPCODE }, |
3063 | { "psubusw", { MX, EM }, PREFIX_OPCODE }, | |
3064 | { "pminub", { MX, EM }, PREFIX_OPCODE }, | |
3065 | { "pand", { MX, EM }, PREFIX_OPCODE }, | |
3066 | { "paddusb", { MX, EM }, PREFIX_OPCODE }, | |
3067 | { "paddusw", { MX, EM }, PREFIX_OPCODE }, | |
3068 | { "pmaxub", { MX, EM }, PREFIX_OPCODE }, | |
3069 | { "pandn", { MX, EM }, PREFIX_OPCODE }, | |
252b5132 | 3070 | /* e0 */ |
507bd325 L |
3071 | { "pavgb", { MX, EM }, PREFIX_OPCODE }, |
3072 | { "psraw", { MX, EM }, PREFIX_OPCODE }, | |
3073 | { "psrad", { MX, EM }, PREFIX_OPCODE }, | |
3074 | { "pavgw", { MX, EM }, PREFIX_OPCODE }, | |
3075 | { "pmulhuw", { MX, EM }, PREFIX_OPCODE }, | |
3076 | { "pmulhw", { MX, EM }, PREFIX_OPCODE }, | |
1ceb70f8 L |
3077 | { PREFIX_TABLE (PREFIX_0FE6) }, |
3078 | { PREFIX_TABLE (PREFIX_0FE7) }, | |
252b5132 | 3079 | /* e8 */ |
507bd325 L |
3080 | { "psubsb", { MX, EM }, PREFIX_OPCODE }, |
3081 | { "psubsw", { MX, EM }, PREFIX_OPCODE }, | |
3082 | { "pminsw", { MX, EM }, PREFIX_OPCODE }, | |
3083 | { "por", { MX, EM }, PREFIX_OPCODE }, | |
3084 | { "paddsb", { MX, EM }, PREFIX_OPCODE }, | |
3085 | { "paddsw", { MX, EM }, PREFIX_OPCODE }, | |
3086 | { "pmaxsw", { MX, EM }, PREFIX_OPCODE }, | |
3087 | { "pxor", { MX, EM }, PREFIX_OPCODE }, | |
252b5132 | 3088 | /* f0 */ |
1ceb70f8 | 3089 | { PREFIX_TABLE (PREFIX_0FF0) }, |
507bd325 L |
3090 | { "psllw", { MX, EM }, PREFIX_OPCODE }, |
3091 | { "pslld", { MX, EM }, PREFIX_OPCODE }, | |
3092 | { "psllq", { MX, EM }, PREFIX_OPCODE }, | |
3093 | { "pmuludq", { MX, EM }, PREFIX_OPCODE }, | |
3094 | { "pmaddwd", { MX, EM }, PREFIX_OPCODE }, | |
3095 | { "psadbw", { MX, EM }, PREFIX_OPCODE }, | |
1ceb70f8 | 3096 | { PREFIX_TABLE (PREFIX_0FF7) }, |
252b5132 | 3097 | /* f8 */ |
507bd325 L |
3098 | { "psubb", { MX, EM }, PREFIX_OPCODE }, |
3099 | { "psubw", { MX, EM }, PREFIX_OPCODE }, | |
3100 | { "psubd", { MX, EM }, PREFIX_OPCODE }, | |
3101 | { "psubq", { MX, EM }, PREFIX_OPCODE }, | |
3102 | { "paddb", { MX, EM }, PREFIX_OPCODE }, | |
3103 | { "paddw", { MX, EM }, PREFIX_OPCODE }, | |
3104 | { "paddd", { MX, EM }, PREFIX_OPCODE }, | |
592d1631 | 3105 | { Bad_Opcode }, |
252b5132 RH |
3106 | }; |
3107 | ||
3108 | static const unsigned char onebyte_has_modrm[256] = { | |
c608c12e AM |
3109 | /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */ |
3110 | /* ------------------------------- */ | |
3111 | /* 00 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 00 */ | |
3112 | /* 10 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 10 */ | |
3113 | /* 20 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 20 */ | |
3114 | /* 30 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 30 */ | |
3115 | /* 40 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 40 */ | |
3116 | /* 50 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 50 */ | |
3117 | /* 60 */ 0,0,1,1,0,0,0,0,0,1,0,1,0,0,0,0, /* 60 */ | |
3118 | /* 70 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 70 */ | |
3119 | /* 80 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 80 */ | |
3120 | /* 90 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 90 */ | |
3121 | /* a0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* a0 */ | |
3122 | /* b0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* b0 */ | |
3123 | /* c0 */ 1,1,0,0,1,1,1,1,0,0,0,0,0,0,0,0, /* c0 */ | |
3124 | /* d0 */ 1,1,1,1,0,0,0,0,1,1,1,1,1,1,1,1, /* d0 */ | |
3125 | /* e0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* e0 */ | |
3126 | /* f0 */ 0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,1 /* f0 */ | |
3127 | /* ------------------------------- */ | |
3128 | /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */ | |
252b5132 RH |
3129 | }; |
3130 | ||
3131 | static const unsigned char twobyte_has_modrm[256] = { | |
c608c12e AM |
3132 | /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */ |
3133 | /* ------------------------------- */ | |
252b5132 | 3134 | /* 00 */ 1,1,1,1,0,0,0,0,0,0,0,0,0,1,0,1, /* 0f */ |
b5b1fc4f | 3135 | /* 10 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 1f */ |
85f10a01 | 3136 | /* 20 */ 1,1,1,1,1,1,1,0,1,1,1,1,1,1,1,1, /* 2f */ |
331d2d0d | 3137 | /* 30 */ 0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0, /* 3f */ |
252b5132 | 3138 | /* 40 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 4f */ |
4bba6815 AM |
3139 | /* 50 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 5f */ |
3140 | /* 60 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 6f */ | |
85f10a01 | 3141 | /* 70 */ 1,1,1,1,1,1,1,0,1,1,1,1,1,1,1,1, /* 7f */ |
252b5132 RH |
3142 | /* 80 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 8f */ |
3143 | /* 90 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 9f */ | |
30d1c836 | 3144 | /* a0 */ 0,0,0,1,1,1,1,1,0,0,0,1,1,1,1,1, /* af */ |
050dfa73 | 3145 | /* b0 */ 1,1,1,1,1,1,1,1,1,0,1,1,1,1,1,1, /* bf */ |
252b5132 | 3146 | /* c0 */ 1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0, /* cf */ |
ca164297 | 3147 | /* d0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* df */ |
4bba6815 | 3148 | /* e0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* ef */ |
ca164297 | 3149 | /* f0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0 /* ff */ |
c608c12e AM |
3150 | /* ------------------------------- */ |
3151 | /* 0 1 2 3 4 5 6 7 8 9 a b c d e f */ | |
3152 | }; | |
3153 | ||
252b5132 RH |
3154 | static char obuf[100]; |
3155 | static char *obufp; | |
ea397f5b | 3156 | static char *mnemonicendp; |
252b5132 RH |
3157 | static char scratchbuf[100]; |
3158 | static unsigned char *start_codep; | |
3159 | static unsigned char *insn_codep; | |
3160 | static unsigned char *codep; | |
285ca992 | 3161 | static unsigned char *end_codep; |
f16cd0d5 L |
3162 | static int last_lock_prefix; |
3163 | static int last_repz_prefix; | |
3164 | static int last_repnz_prefix; | |
3165 | static int last_data_prefix; | |
3166 | static int last_addr_prefix; | |
3167 | static int last_rex_prefix; | |
3168 | static int last_seg_prefix; | |
d9949a36 | 3169 | static int fwait_prefix; |
285ca992 L |
3170 | /* The active segment register prefix. */ |
3171 | static int active_seg_prefix; | |
f16cd0d5 L |
3172 | #define MAX_CODE_LENGTH 15 |
3173 | /* We can up to 14 prefixes since the maximum instruction length is | |
3174 | 15bytes. */ | |
3175 | static int all_prefixes[MAX_CODE_LENGTH - 1]; | |
252b5132 | 3176 | static disassemble_info *the_info; |
7967e09e L |
3177 | static struct |
3178 | { | |
3179 | int mod; | |
7967e09e | 3180 | int reg; |
484c222e | 3181 | int rm; |
7967e09e L |
3182 | } |
3183 | modrm; | |
4bba6815 | 3184 | static unsigned char need_modrm; |
dfc8cf43 L |
3185 | static struct |
3186 | { | |
3187 | int scale; | |
3188 | int index; | |
3189 | int base; | |
3190 | } | |
3191 | sib; | |
c0f3af97 L |
3192 | static struct |
3193 | { | |
3194 | int register_specifier; | |
3195 | int length; | |
3196 | int prefix; | |
3197 | int w; | |
43234a1e L |
3198 | int evex; |
3199 | int r; | |
3200 | int v; | |
3201 | int mask_register_specifier; | |
3202 | int zeroing; | |
3203 | int ll; | |
3204 | int b; | |
c0f3af97 L |
3205 | } |
3206 | vex; | |
3207 | static unsigned char need_vex; | |
3208 | static unsigned char need_vex_reg; | |
dae39acc | 3209 | static unsigned char vex_w_done; |
252b5132 | 3210 | |
ea397f5b L |
3211 | struct op |
3212 | { | |
3213 | const char *name; | |
3214 | unsigned int len; | |
3215 | }; | |
3216 | ||
4bba6815 AM |
3217 | /* If we are accessing mod/rm/reg without need_modrm set, then the |
3218 | values are stale. Hitting this abort likely indicates that you | |
3219 | need to update onebyte_has_modrm or twobyte_has_modrm. */ | |
3220 | #define MODRM_CHECK if (!need_modrm) abort () | |
3221 | ||
d708bcba AM |
3222 | static const char **names64; |
3223 | static const char **names32; | |
3224 | static const char **names16; | |
3225 | static const char **names8; | |
3226 | static const char **names8rex; | |
3227 | static const char **names_seg; | |
db51cc60 L |
3228 | static const char *index64; |
3229 | static const char *index32; | |
d708bcba | 3230 | static const char **index16; |
7e8b059b | 3231 | static const char **names_bnd; |
d708bcba AM |
3232 | |
3233 | static const char *intel_names64[] = { | |
3234 | "rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi", | |
3235 | "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15" | |
3236 | }; | |
3237 | static const char *intel_names32[] = { | |
3238 | "eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi", | |
3239 | "r8d", "r9d", "r10d", "r11d", "r12d", "r13d", "r14d", "r15d" | |
3240 | }; | |
3241 | static const char *intel_names16[] = { | |
3242 | "ax", "cx", "dx", "bx", "sp", "bp", "si", "di", | |
3243 | "r8w", "r9w", "r10w", "r11w", "r12w", "r13w", "r14w", "r15w" | |
3244 | }; | |
3245 | static const char *intel_names8[] = { | |
3246 | "al", "cl", "dl", "bl", "ah", "ch", "dh", "bh", | |
3247 | }; | |
3248 | static const char *intel_names8rex[] = { | |
3249 | "al", "cl", "dl", "bl", "spl", "bpl", "sil", "dil", | |
3250 | "r8b", "r9b", "r10b", "r11b", "r12b", "r13b", "r14b", "r15b" | |
3251 | }; | |
3252 | static const char *intel_names_seg[] = { | |
3253 | "es", "cs", "ss", "ds", "fs", "gs", "?", "?", | |
3254 | }; | |
db51cc60 L |
3255 | static const char *intel_index64 = "riz"; |
3256 | static const char *intel_index32 = "eiz"; | |
d708bcba AM |
3257 | static const char *intel_index16[] = { |
3258 | "bx+si", "bx+di", "bp+si", "bp+di", "si", "di", "bp", "bx" | |
3259 | }; | |
3260 | ||
3261 | static const char *att_names64[] = { | |
3262 | "%rax", "%rcx", "%rdx", "%rbx", "%rsp", "%rbp", "%rsi", "%rdi", | |
52b15da3 JH |
3263 | "%r8", "%r9", "%r10", "%r11", "%r12", "%r13", "%r14", "%r15" |
3264 | }; | |
d708bcba AM |
3265 | static const char *att_names32[] = { |
3266 | "%eax", "%ecx", "%edx", "%ebx", "%esp", "%ebp", "%esi", "%edi", | |
52b15da3 | 3267 | "%r8d", "%r9d", "%r10d", "%r11d", "%r12d", "%r13d", "%r14d", "%r15d" |
252b5132 | 3268 | }; |
d708bcba AM |
3269 | static const char *att_names16[] = { |
3270 | "%ax", "%cx", "%dx", "%bx", "%sp", "%bp", "%si", "%di", | |
52b15da3 | 3271 | "%r8w", "%r9w", "%r10w", "%r11w", "%r12w", "%r13w", "%r14w", "%r15w" |
252b5132 | 3272 | }; |
d708bcba AM |
3273 | static const char *att_names8[] = { |
3274 | "%al", "%cl", "%dl", "%bl", "%ah", "%ch", "%dh", "%bh", | |
252b5132 | 3275 | }; |
d708bcba AM |
3276 | static const char *att_names8rex[] = { |
3277 | "%al", "%cl", "%dl", "%bl", "%spl", "%bpl", "%sil", "%dil", | |
52b15da3 JH |
3278 | "%r8b", "%r9b", "%r10b", "%r11b", "%r12b", "%r13b", "%r14b", "%r15b" |
3279 | }; | |
d708bcba AM |
3280 | static const char *att_names_seg[] = { |
3281 | "%es", "%cs", "%ss", "%ds", "%fs", "%gs", "%?", "%?", | |
252b5132 | 3282 | }; |
db51cc60 L |
3283 | static const char *att_index64 = "%riz"; |
3284 | static const char *att_index32 = "%eiz"; | |
d708bcba AM |
3285 | static const char *att_index16[] = { |
3286 | "%bx,%si", "%bx,%di", "%bp,%si", "%bp,%di", "%si", "%di", "%bp", "%bx" | |
252b5132 RH |
3287 | }; |
3288 | ||
b9733481 L |
3289 | static const char **names_mm; |
3290 | static const char *intel_names_mm[] = { | |
3291 | "mm0", "mm1", "mm2", "mm3", | |
3292 | "mm4", "mm5", "mm6", "mm7" | |
3293 | }; | |
3294 | static const char *att_names_mm[] = { | |
3295 | "%mm0", "%mm1", "%mm2", "%mm3", | |
3296 | "%mm4", "%mm5", "%mm6", "%mm7" | |
3297 | }; | |
3298 | ||
7e8b059b L |
3299 | static const char *intel_names_bnd[] = { |
3300 | "bnd0", "bnd1", "bnd2", "bnd3" | |
3301 | }; | |
3302 | ||
3303 | static const char *att_names_bnd[] = { | |
3304 | "%bnd0", "%bnd1", "%bnd2", "%bnd3" | |
3305 | }; | |
3306 | ||
b9733481 L |
3307 | static const char **names_xmm; |
3308 | static const char *intel_names_xmm[] = { | |
3309 | "xmm0", "xmm1", "xmm2", "xmm3", | |
3310 | "xmm4", "xmm5", "xmm6", "xmm7", | |
3311 | "xmm8", "xmm9", "xmm10", "xmm11", | |
43234a1e L |
3312 | "xmm12", "xmm13", "xmm14", "xmm15", |
3313 | "xmm16", "xmm17", "xmm18", "xmm19", | |
3314 | "xmm20", "xmm21", "xmm22", "xmm23", | |
3315 | "xmm24", "xmm25", "xmm26", "xmm27", | |
3316 | "xmm28", "xmm29", "xmm30", "xmm31" | |
b9733481 L |
3317 | }; |
3318 | static const char *att_names_xmm[] = { | |
3319 | "%xmm0", "%xmm1", "%xmm2", "%xmm3", | |
3320 | "%xmm4", "%xmm5", "%xmm6", "%xmm7", | |
3321 | "%xmm8", "%xmm9", "%xmm10", "%xmm11", | |
43234a1e L |
3322 | "%xmm12", "%xmm13", "%xmm14", "%xmm15", |
3323 | "%xmm16", "%xmm17", "%xmm18", "%xmm19", | |
3324 | "%xmm20", "%xmm21", "%xmm22", "%xmm23", | |
3325 | "%xmm24", "%xmm25", "%xmm26", "%xmm27", | |
3326 | "%xmm28", "%xmm29", "%xmm30", "%xmm31" | |
b9733481 L |
3327 | }; |
3328 | ||
3329 | static const char **names_ymm; | |
3330 | static const char *intel_names_ymm[] = { | |
3331 | "ymm0", "ymm1", "ymm2", "ymm3", | |
3332 | "ymm4", "ymm5", "ymm6", "ymm7", | |
3333 | "ymm8", "ymm9", "ymm10", "ymm11", | |
43234a1e L |
3334 | "ymm12", "ymm13", "ymm14", "ymm15", |
3335 | "ymm16", "ymm17", "ymm18", "ymm19", | |
3336 | "ymm20", "ymm21", "ymm22", "ymm23", | |
3337 | "ymm24", "ymm25", "ymm26", "ymm27", | |
3338 | "ymm28", "ymm29", "ymm30", "ymm31" | |
b9733481 L |
3339 | }; |
3340 | static const char *att_names_ymm[] = { | |
3341 | "%ymm0", "%ymm1", "%ymm2", "%ymm3", | |
3342 | "%ymm4", "%ymm5", "%ymm6", "%ymm7", | |
3343 | "%ymm8", "%ymm9", "%ymm10", "%ymm11", | |
43234a1e L |
3344 | "%ymm12", "%ymm13", "%ymm14", "%ymm15", |
3345 | "%ymm16", "%ymm17", "%ymm18", "%ymm19", | |
3346 | "%ymm20", "%ymm21", "%ymm22", "%ymm23", | |
3347 | "%ymm24", "%ymm25", "%ymm26", "%ymm27", | |
3348 | "%ymm28", "%ymm29", "%ymm30", "%ymm31" | |
3349 | }; | |
3350 | ||
3351 | static const char **names_zmm; | |
3352 | static const char *intel_names_zmm[] = { | |
3353 | "zmm0", "zmm1", "zmm2", "zmm3", | |
3354 | "zmm4", "zmm5", "zmm6", "zmm7", | |
3355 | "zmm8", "zmm9", "zmm10", "zmm11", | |
3356 | "zmm12", "zmm13", "zmm14", "zmm15", | |
3357 | "zmm16", "zmm17", "zmm18", "zmm19", | |
3358 | "zmm20", "zmm21", "zmm22", "zmm23", | |
3359 | "zmm24", "zmm25", "zmm26", "zmm27", | |
3360 | "zmm28", "zmm29", "zmm30", "zmm31" | |
3361 | }; | |
3362 | static const char *att_names_zmm[] = { | |
3363 | "%zmm0", "%zmm1", "%zmm2", "%zmm3", | |
3364 | "%zmm4", "%zmm5", "%zmm6", "%zmm7", | |
3365 | "%zmm8", "%zmm9", "%zmm10", "%zmm11", | |
3366 | "%zmm12", "%zmm13", "%zmm14", "%zmm15", | |
3367 | "%zmm16", "%zmm17", "%zmm18", "%zmm19", | |
3368 | "%zmm20", "%zmm21", "%zmm22", "%zmm23", | |
3369 | "%zmm24", "%zmm25", "%zmm26", "%zmm27", | |
3370 | "%zmm28", "%zmm29", "%zmm30", "%zmm31" | |
3371 | }; | |
3372 | ||
3373 | static const char **names_mask; | |
3374 | static const char *intel_names_mask[] = { | |
3375 | "k0", "k1", "k2", "k3", "k4", "k5", "k6", "k7" | |
3376 | }; | |
3377 | static const char *att_names_mask[] = { | |
3378 | "%k0", "%k1", "%k2", "%k3", "%k4", "%k5", "%k6", "%k7" | |
3379 | }; | |
3380 | ||
3381 | static const char *names_rounding[] = | |
3382 | { | |
3383 | "{rn-sae}", | |
3384 | "{rd-sae}", | |
3385 | "{ru-sae}", | |
3386 | "{rz-sae}" | |
b9733481 L |
3387 | }; |
3388 | ||
1ceb70f8 L |
3389 | static const struct dis386 reg_table[][8] = { |
3390 | /* REG_80 */ | |
252b5132 | 3391 | { |
bf890a93 IT |
3392 | { "addA", { Ebh1, Ib }, 0 }, |
3393 | { "orA", { Ebh1, Ib }, 0 }, | |
3394 | { "adcA", { Ebh1, Ib }, 0 }, | |
3395 | { "sbbA", { Ebh1, Ib }, 0 }, | |
3396 | { "andA", { Ebh1, Ib }, 0 }, | |
3397 | { "subA", { Ebh1, Ib }, 0 }, | |
3398 | { "xorA", { Ebh1, Ib }, 0 }, | |
3399 | { "cmpA", { Eb, Ib }, 0 }, | |
252b5132 | 3400 | }, |
1ceb70f8 | 3401 | /* REG_81 */ |
252b5132 | 3402 | { |
bf890a93 IT |
3403 | { "addQ", { Evh1, Iv }, 0 }, |
3404 | { "orQ", { Evh1, Iv }, 0 }, | |
3405 | { "adcQ", { Evh1, Iv }, 0 }, | |
3406 | { "sbbQ", { Evh1, Iv }, 0 }, | |
3407 | { "andQ", { Evh1, Iv }, 0 }, | |
3408 | { "subQ", { Evh1, Iv }, 0 }, | |
3409 | { "xorQ", { Evh1, Iv }, 0 }, | |
3410 | { "cmpQ", { Ev, Iv }, 0 }, | |
252b5132 | 3411 | }, |
8b89fe14 L |
3412 | /* REG_82 */ |
3413 | { | |
3414 | { X86_64_TABLE (X86_64_82_REG_0) }, | |
3415 | { X86_64_TABLE (X86_64_82_REG_1) }, | |
3416 | { X86_64_TABLE (X86_64_82_REG_2) }, | |
3417 | { X86_64_TABLE (X86_64_82_REG_3) }, | |
3418 | { X86_64_TABLE (X86_64_82_REG_4) }, | |
3419 | { X86_64_TABLE (X86_64_82_REG_5) }, | |
3420 | { X86_64_TABLE (X86_64_82_REG_6) }, | |
3421 | { X86_64_TABLE (X86_64_82_REG_7) }, | |
3422 | }, | |
7148c369 | 3423 | /* REG_83 */ |
252b5132 | 3424 | { |
bf890a93 IT |
3425 | { "addQ", { Evh1, sIb }, 0 }, |
3426 | { "orQ", { Evh1, sIb }, 0 }, | |
3427 | { "adcQ", { Evh1, sIb }, 0 }, | |
3428 | { "sbbQ", { Evh1, sIb }, 0 }, | |
3429 | { "andQ", { Evh1, sIb }, 0 }, | |
3430 | { "subQ", { Evh1, sIb }, 0 }, | |
3431 | { "xorQ", { Evh1, sIb }, 0 }, | |
3432 | { "cmpQ", { Ev, sIb }, 0 }, | |
252b5132 | 3433 | }, |
1ceb70f8 | 3434 | /* REG_8F */ |
4e7d34a6 | 3435 | { |
bf890a93 | 3436 | { "popU", { stackEv }, 0 }, |
c48244a5 | 3437 | { XOP_8F_TABLE (XOP_09) }, |
592d1631 L |
3438 | { Bad_Opcode }, |
3439 | { Bad_Opcode }, | |
3440 | { Bad_Opcode }, | |
f88c9eb0 | 3441 | { XOP_8F_TABLE (XOP_09) }, |
4e7d34a6 | 3442 | }, |
1ceb70f8 | 3443 | /* REG_C0 */ |
252b5132 | 3444 | { |
bf890a93 IT |
3445 | { "rolA", { Eb, Ib }, 0 }, |
3446 | { "rorA", { Eb, Ib }, 0 }, | |
3447 | { "rclA", { Eb, Ib }, 0 }, | |
3448 | { "rcrA", { Eb, Ib }, 0 }, | |
3449 | { "shlA", { Eb, Ib }, 0 }, | |
3450 | { "shrA", { Eb, Ib }, 0 }, | |
592d1631 | 3451 | { Bad_Opcode }, |
bf890a93 | 3452 | { "sarA", { Eb, Ib }, 0 }, |
252b5132 | 3453 | }, |
1ceb70f8 | 3454 | /* REG_C1 */ |
252b5132 | 3455 | { |
bf890a93 IT |
3456 | { "rolQ", { Ev, Ib }, 0 }, |
3457 | { "rorQ", { Ev, Ib }, 0 }, | |
3458 | { "rclQ", { Ev, Ib }, 0 }, | |
3459 | { "rcrQ", { Ev, Ib }, 0 }, | |
3460 | { "shlQ", { Ev, Ib }, 0 }, | |
3461 | { "shrQ", { Ev, Ib }, 0 }, | |
592d1631 | 3462 | { Bad_Opcode }, |
bf890a93 | 3463 | { "sarQ", { Ev, Ib }, 0 }, |
252b5132 | 3464 | }, |
1ceb70f8 | 3465 | /* REG_C6 */ |
4e7d34a6 | 3466 | { |
bf890a93 | 3467 | { "movA", { Ebh3, Ib }, 0 }, |
42164a71 L |
3468 | { Bad_Opcode }, |
3469 | { Bad_Opcode }, | |
3470 | { Bad_Opcode }, | |
3471 | { Bad_Opcode }, | |
3472 | { Bad_Opcode }, | |
3473 | { Bad_Opcode }, | |
3474 | { MOD_TABLE (MOD_C6_REG_7) }, | |
4e7d34a6 | 3475 | }, |
1ceb70f8 | 3476 | /* REG_C7 */ |
4e7d34a6 | 3477 | { |
bf890a93 | 3478 | { "movQ", { Evh3, Iv }, 0 }, |
42164a71 L |
3479 | { Bad_Opcode }, |
3480 | { Bad_Opcode }, | |
3481 | { Bad_Opcode }, | |
3482 | { Bad_Opcode }, | |
3483 | { Bad_Opcode }, | |
3484 | { Bad_Opcode }, | |
3485 | { MOD_TABLE (MOD_C7_REG_7) }, | |
4e7d34a6 | 3486 | }, |
1ceb70f8 | 3487 | /* REG_D0 */ |
252b5132 | 3488 | { |
bf890a93 IT |
3489 | { "rolA", { Eb, I1 }, 0 }, |
3490 | { "rorA", { Eb, I1 }, 0 }, | |
3491 | { "rclA", { Eb, I1 }, 0 }, | |
3492 | { "rcrA", { Eb, I1 }, 0 }, | |
3493 | { "shlA", { Eb, I1 }, 0 }, | |
3494 | { "shrA", { Eb, I1 }, 0 }, | |
592d1631 | 3495 | { Bad_Opcode }, |
bf890a93 | 3496 | { "sarA", { Eb, I1 }, 0 }, |
252b5132 | 3497 | }, |
1ceb70f8 | 3498 | /* REG_D1 */ |
252b5132 | 3499 | { |
bf890a93 IT |
3500 | { "rolQ", { Ev, I1 }, 0 }, |
3501 | { "rorQ", { Ev, I1 }, 0 }, | |
3502 | { "rclQ", { Ev, I1 }, 0 }, | |
3503 | { "rcrQ", { Ev, I1 }, 0 }, | |
3504 | { "shlQ", { Ev, I1 }, 0 }, | |
3505 | { "shrQ", { Ev, I1 }, 0 }, | |
592d1631 | 3506 | { Bad_Opcode }, |
bf890a93 | 3507 | { "sarQ", { Ev, I1 }, 0 }, |
252b5132 | 3508 | }, |
1ceb70f8 | 3509 | /* REG_D2 */ |
252b5132 | 3510 | { |
bf890a93 IT |
3511 | { "rolA", { Eb, CL }, 0 }, |
3512 | { "rorA", { Eb, CL }, 0 }, | |
3513 | { "rclA", { Eb, CL }, 0 }, | |
3514 | { "rcrA", { Eb, CL }, 0 }, | |
3515 | { "shlA", { Eb, CL }, 0 }, | |
3516 | { "shrA", { Eb, CL }, 0 }, | |
592d1631 | 3517 | { Bad_Opcode }, |
bf890a93 | 3518 | { "sarA", { Eb, CL }, 0 }, |
252b5132 | 3519 | }, |
1ceb70f8 | 3520 | /* REG_D3 */ |
252b5132 | 3521 | { |
bf890a93 IT |
3522 | { "rolQ", { Ev, CL }, 0 }, |
3523 | { "rorQ", { Ev, CL }, 0 }, | |
3524 | { "rclQ", { Ev, CL }, 0 }, | |
3525 | { "rcrQ", { Ev, CL }, 0 }, | |
3526 | { "shlQ", { Ev, CL }, 0 }, | |
3527 | { "shrQ", { Ev, CL }, 0 }, | |
592d1631 | 3528 | { Bad_Opcode }, |
bf890a93 | 3529 | { "sarQ", { Ev, CL }, 0 }, |
252b5132 | 3530 | }, |
1ceb70f8 | 3531 | /* REG_F6 */ |
252b5132 | 3532 | { |
bf890a93 | 3533 | { "testA", { Eb, Ib }, 0 }, |
592d1631 | 3534 | { Bad_Opcode }, |
bf890a93 IT |
3535 | { "notA", { Ebh1 }, 0 }, |
3536 | { "negA", { Ebh1 }, 0 }, | |
3537 | { "mulA", { Eb }, 0 }, /* Don't print the implicit %al register, */ | |
3538 | { "imulA", { Eb }, 0 }, /* to distinguish these opcodes from other */ | |
3539 | { "divA", { Eb }, 0 }, /* mul/imul opcodes. Do the same for div */ | |
3540 | { "idivA", { Eb }, 0 }, /* and idiv for consistency. */ | |
252b5132 | 3541 | }, |
1ceb70f8 | 3542 | /* REG_F7 */ |
252b5132 | 3543 | { |
bf890a93 | 3544 | { "testQ", { Ev, Iv }, 0 }, |
592d1631 | 3545 | { Bad_Opcode }, |
bf890a93 IT |
3546 | { "notQ", { Evh1 }, 0 }, |
3547 | { "negQ", { Evh1 }, 0 }, | |
3548 | { "mulQ", { Ev }, 0 }, /* Don't print the implicit register. */ | |
3549 | { "imulQ", { Ev }, 0 }, | |
3550 | { "divQ", { Ev }, 0 }, | |
3551 | { "idivQ", { Ev }, 0 }, | |
252b5132 | 3552 | }, |
1ceb70f8 | 3553 | /* REG_FE */ |
252b5132 | 3554 | { |
bf890a93 IT |
3555 | { "incA", { Ebh1 }, 0 }, |
3556 | { "decA", { Ebh1 }, 0 }, | |
252b5132 | 3557 | }, |
1ceb70f8 | 3558 | /* REG_FF */ |
252b5132 | 3559 | { |
bf890a93 IT |
3560 | { "incQ", { Evh1 }, 0 }, |
3561 | { "decQ", { Evh1 }, 0 }, | |
07f5af7d | 3562 | { "call{&|}", { indirEv, BND }, 0 }, |
4a357820 | 3563 | { MOD_TABLE (MOD_FF_REG_3) }, |
07f5af7d | 3564 | { "jmp{&|}", { indirEv, BND }, 0 }, |
4a357820 | 3565 | { MOD_TABLE (MOD_FF_REG_5) }, |
bf890a93 | 3566 | { "pushU", { stackEv }, 0 }, |
592d1631 | 3567 | { Bad_Opcode }, |
252b5132 | 3568 | }, |
1ceb70f8 | 3569 | /* REG_0F00 */ |
252b5132 | 3570 | { |
bf890a93 IT |
3571 | { "sldtD", { Sv }, 0 }, |
3572 | { "strD", { Sv }, 0 }, | |
3573 | { "lldt", { Ew }, 0 }, | |
3574 | { "ltr", { Ew }, 0 }, | |
3575 | { "verr", { Ew }, 0 }, | |
3576 | { "verw", { Ew }, 0 }, | |
592d1631 L |
3577 | { Bad_Opcode }, |
3578 | { Bad_Opcode }, | |
252b5132 | 3579 | }, |
1ceb70f8 | 3580 | /* REG_0F01 */ |
252b5132 | 3581 | { |
1ceb70f8 L |
3582 | { MOD_TABLE (MOD_0F01_REG_0) }, |
3583 | { MOD_TABLE (MOD_0F01_REG_1) }, | |
3584 | { MOD_TABLE (MOD_0F01_REG_2) }, | |
3585 | { MOD_TABLE (MOD_0F01_REG_3) }, | |
bf890a93 | 3586 | { "smswD", { Sv }, 0 }, |
8eab4136 | 3587 | { MOD_TABLE (MOD_0F01_REG_5) }, |
bf890a93 | 3588 | { "lmsw", { Ew }, 0 }, |
1ceb70f8 | 3589 | { MOD_TABLE (MOD_0F01_REG_7) }, |
252b5132 | 3590 | }, |
b5b1fc4f | 3591 | /* REG_0F0D */ |
252b5132 | 3592 | { |
bf890a93 IT |
3593 | { "prefetch", { Mb }, 0 }, |
3594 | { "prefetchw", { Mb }, 0 }, | |
3595 | { "prefetchwt1", { Mb }, 0 }, | |
3596 | { "prefetch", { Mb }, 0 }, | |
3597 | { "prefetch", { Mb }, 0 }, | |
3598 | { "prefetch", { Mb }, 0 }, | |
3599 | { "prefetch", { Mb }, 0 }, | |
3600 | { "prefetch", { Mb }, 0 }, | |
252b5132 | 3601 | }, |
1ceb70f8 | 3602 | /* REG_0F18 */ |
252b5132 | 3603 | { |
1ceb70f8 L |
3604 | { MOD_TABLE (MOD_0F18_REG_0) }, |
3605 | { MOD_TABLE (MOD_0F18_REG_1) }, | |
3606 | { MOD_TABLE (MOD_0F18_REG_2) }, | |
3607 | { MOD_TABLE (MOD_0F18_REG_3) }, | |
d7189fa5 RM |
3608 | { MOD_TABLE (MOD_0F18_REG_4) }, |
3609 | { MOD_TABLE (MOD_0F18_REG_5) }, | |
3610 | { MOD_TABLE (MOD_0F18_REG_6) }, | |
3611 | { MOD_TABLE (MOD_0F18_REG_7) }, | |
252b5132 | 3612 | }, |
1ceb70f8 | 3613 | /* REG_0F71 */ |
a6bd098c | 3614 | { |
592d1631 L |
3615 | { Bad_Opcode }, |
3616 | { Bad_Opcode }, | |
1ceb70f8 | 3617 | { MOD_TABLE (MOD_0F71_REG_2) }, |
592d1631 | 3618 | { Bad_Opcode }, |
1ceb70f8 | 3619 | { MOD_TABLE (MOD_0F71_REG_4) }, |
592d1631 | 3620 | { Bad_Opcode }, |
1ceb70f8 | 3621 | { MOD_TABLE (MOD_0F71_REG_6) }, |
a6bd098c | 3622 | }, |
1ceb70f8 | 3623 | /* REG_0F72 */ |
a6bd098c | 3624 | { |
592d1631 L |
3625 | { Bad_Opcode }, |
3626 | { Bad_Opcode }, | |
1ceb70f8 | 3627 | { MOD_TABLE (MOD_0F72_REG_2) }, |
592d1631 | 3628 | { Bad_Opcode }, |
1ceb70f8 | 3629 | { MOD_TABLE (MOD_0F72_REG_4) }, |
592d1631 | 3630 | { Bad_Opcode }, |
1ceb70f8 | 3631 | { MOD_TABLE (MOD_0F72_REG_6) }, |
a6bd098c | 3632 | }, |
1ceb70f8 | 3633 | /* REG_0F73 */ |
252b5132 | 3634 | { |
592d1631 L |
3635 | { Bad_Opcode }, |
3636 | { Bad_Opcode }, | |
1ceb70f8 L |
3637 | { MOD_TABLE (MOD_0F73_REG_2) }, |
3638 | { MOD_TABLE (MOD_0F73_REG_3) }, | |
592d1631 L |
3639 | { Bad_Opcode }, |
3640 | { Bad_Opcode }, | |
1ceb70f8 L |
3641 | { MOD_TABLE (MOD_0F73_REG_6) }, |
3642 | { MOD_TABLE (MOD_0F73_REG_7) }, | |
252b5132 | 3643 | }, |
1ceb70f8 | 3644 | /* REG_0FA6 */ |
252b5132 | 3645 | { |
bf890a93 IT |
3646 | { "montmul", { { OP_0f07, 0 } }, 0 }, |
3647 | { "xsha1", { { OP_0f07, 0 } }, 0 }, | |
3648 | { "xsha256", { { OP_0f07, 0 } }, 0 }, | |
4e7d34a6 | 3649 | }, |
1ceb70f8 | 3650 | /* REG_0FA7 */ |
4e7d34a6 | 3651 | { |
bf890a93 IT |
3652 | { "xstore-rng", { { OP_0f07, 0 } }, 0 }, |
3653 | { "xcrypt-ecb", { { OP_0f07, 0 } }, 0 }, | |
3654 | { "xcrypt-cbc", { { OP_0f07, 0 } }, 0 }, | |
3655 | { "xcrypt-ctr", { { OP_0f07, 0 } }, 0 }, | |
3656 | { "xcrypt-cfb", { { OP_0f07, 0 } }, 0 }, | |
3657 | { "xcrypt-ofb", { { OP_0f07, 0 } }, 0 }, | |
4e7d34a6 | 3658 | }, |
1ceb70f8 | 3659 | /* REG_0FAE */ |
4e7d34a6 | 3660 | { |
1ceb70f8 L |
3661 | { MOD_TABLE (MOD_0FAE_REG_0) }, |
3662 | { MOD_TABLE (MOD_0FAE_REG_1) }, | |
3663 | { MOD_TABLE (MOD_0FAE_REG_2) }, | |
3664 | { MOD_TABLE (MOD_0FAE_REG_3) }, | |
475a2301 | 3665 | { MOD_TABLE (MOD_0FAE_REG_4) }, |
1ceb70f8 L |
3666 | { MOD_TABLE (MOD_0FAE_REG_5) }, |
3667 | { MOD_TABLE (MOD_0FAE_REG_6) }, | |
3668 | { MOD_TABLE (MOD_0FAE_REG_7) }, | |
252b5132 | 3669 | }, |
1ceb70f8 | 3670 | /* REG_0FBA */ |
252b5132 | 3671 | { |
592d1631 L |
3672 | { Bad_Opcode }, |
3673 | { Bad_Opcode }, | |
3674 | { Bad_Opcode }, | |
3675 | { Bad_Opcode }, | |
bf890a93 IT |
3676 | { "btQ", { Ev, Ib }, 0 }, |
3677 | { "btsQ", { Evh1, Ib }, 0 }, | |
3678 | { "btrQ", { Evh1, Ib }, 0 }, | |
3679 | { "btcQ", { Evh1, Ib }, 0 }, | |
c608c12e | 3680 | }, |
1ceb70f8 | 3681 | /* REG_0FC7 */ |
c608c12e | 3682 | { |
592d1631 | 3683 | { Bad_Opcode }, |
bf890a93 | 3684 | { "cmpxchg8b", { { CMPXCHG8B_Fixup, q_mode } }, 0 }, |
592d1631 | 3685 | { Bad_Opcode }, |
963f3586 IT |
3686 | { MOD_TABLE (MOD_0FC7_REG_3) }, |
3687 | { MOD_TABLE (MOD_0FC7_REG_4) }, | |
3688 | { MOD_TABLE (MOD_0FC7_REG_5) }, | |
1ceb70f8 L |
3689 | { MOD_TABLE (MOD_0FC7_REG_6) }, |
3690 | { MOD_TABLE (MOD_0FC7_REG_7) }, | |
252b5132 | 3691 | }, |
592a252b | 3692 | /* REG_VEX_0F71 */ |
c0f3af97 | 3693 | { |
592d1631 L |
3694 | { Bad_Opcode }, |
3695 | { Bad_Opcode }, | |
592a252b | 3696 | { MOD_TABLE (MOD_VEX_0F71_REG_2) }, |
592d1631 | 3697 | { Bad_Opcode }, |
592a252b | 3698 | { MOD_TABLE (MOD_VEX_0F71_REG_4) }, |
592d1631 | 3699 | { Bad_Opcode }, |
592a252b | 3700 | { MOD_TABLE (MOD_VEX_0F71_REG_6) }, |
c0f3af97 | 3701 | }, |
592a252b | 3702 | /* REG_VEX_0F72 */ |
c0f3af97 | 3703 | { |
592d1631 L |
3704 | { Bad_Opcode }, |
3705 | { Bad_Opcode }, | |
592a252b | 3706 | { MOD_TABLE (MOD_VEX_0F72_REG_2) }, |
592d1631 | 3707 | { Bad_Opcode }, |
592a252b | 3708 | { MOD_TABLE (MOD_VEX_0F72_REG_4) }, |
592d1631 | 3709 | { Bad_Opcode }, |
592a252b | 3710 | { MOD_TABLE (MOD_VEX_0F72_REG_6) }, |
c0f3af97 | 3711 | }, |
592a252b | 3712 | /* REG_VEX_0F73 */ |
c0f3af97 | 3713 | { |
592d1631 L |
3714 | { Bad_Opcode }, |
3715 | { Bad_Opcode }, | |
592a252b L |
3716 | { MOD_TABLE (MOD_VEX_0F73_REG_2) }, |
3717 | { MOD_TABLE (MOD_VEX_0F73_REG_3) }, | |
592d1631 L |
3718 | { Bad_Opcode }, |
3719 | { Bad_Opcode }, | |
592a252b L |
3720 | { MOD_TABLE (MOD_VEX_0F73_REG_6) }, |
3721 | { MOD_TABLE (MOD_VEX_0F73_REG_7) }, | |
c0f3af97 | 3722 | }, |
592a252b | 3723 | /* REG_VEX_0FAE */ |
c0f3af97 | 3724 | { |
592d1631 L |
3725 | { Bad_Opcode }, |
3726 | { Bad_Opcode }, | |
592a252b L |
3727 | { MOD_TABLE (MOD_VEX_0FAE_REG_2) }, |
3728 | { MOD_TABLE (MOD_VEX_0FAE_REG_3) }, | |
c0f3af97 | 3729 | }, |
f12dc422 L |
3730 | /* REG_VEX_0F38F3 */ |
3731 | { | |
3732 | { Bad_Opcode }, | |
3733 | { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_1) }, | |
3734 | { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_2) }, | |
3735 | { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_3) }, | |
3736 | }, | |
f88c9eb0 SP |
3737 | /* REG_XOP_LWPCB */ |
3738 | { | |
bf890a93 IT |
3739 | { "llwpcb", { { OP_LWPCB_E, 0 } }, 0 }, |
3740 | { "slwpcb", { { OP_LWPCB_E, 0 } }, 0 }, | |
f88c9eb0 SP |
3741 | }, |
3742 | /* REG_XOP_LWP */ | |
3743 | { | |
bf890a93 IT |
3744 | { "lwpins", { { OP_LWP_E, 0 }, Ed, Iq }, 0 }, |
3745 | { "lwpval", { { OP_LWP_E, 0 }, Ed, Iq }, 0 }, | |
f88c9eb0 | 3746 | }, |
2a2a0f38 QN |
3747 | /* REG_XOP_TBM_01 */ |
3748 | { | |
3749 | { Bad_Opcode }, | |
bf890a93 IT |
3750 | { "blcfill", { { OP_LWP_E, 0 }, Ev }, 0 }, |
3751 | { "blsfill", { { OP_LWP_E, 0 }, Ev }, 0 }, | |
3752 | { "blcs", { { OP_LWP_E, 0 }, Ev }, 0 }, | |
3753 | { "tzmsk", { { OP_LWP_E, 0 }, Ev }, 0 }, | |
3754 | { "blcic", { { OP_LWP_E, 0 }, Ev }, 0 }, | |
3755 | { "blsic", { { OP_LWP_E, 0 }, Ev }, 0 }, | |
3756 | { "t1mskc", { { OP_LWP_E, 0 }, Ev }, 0 }, | |
2a2a0f38 QN |
3757 | }, |
3758 | /* REG_XOP_TBM_02 */ | |
3759 | { | |
3760 | { Bad_Opcode }, | |
bf890a93 | 3761 | { "blcmsk", { { OP_LWP_E, 0 }, Ev }, 0 }, |
2a2a0f38 QN |
3762 | { Bad_Opcode }, |
3763 | { Bad_Opcode }, | |
3764 | { Bad_Opcode }, | |
3765 | { Bad_Opcode }, | |
bf890a93 | 3766 | { "blci", { { OP_LWP_E, 0 }, Ev }, 0 }, |
2a2a0f38 | 3767 | }, |
43234a1e L |
3768 | #define NEED_REG_TABLE |
3769 | #include "i386-dis-evex.h" | |
3770 | #undef NEED_REG_TABLE | |
4e7d34a6 L |
3771 | }; |
3772 | ||
1ceb70f8 L |
3773 | static const struct dis386 prefix_table[][4] = { |
3774 | /* PREFIX_90 */ | |
252b5132 | 3775 | { |
bf890a93 IT |
3776 | { "xchgS", { { NOP_Fixup1, eAX_reg }, { NOP_Fixup2, eAX_reg } }, 0 }, |
3777 | { "pause", { XX }, 0 }, | |
3778 | { "xchgS", { { NOP_Fixup1, eAX_reg }, { NOP_Fixup2, eAX_reg } }, 0 }, | |
507bd325 | 3779 | { NULL, { { NULL, 0 } }, PREFIX_IGNORED } |
0f10071e | 3780 | }, |
4e7d34a6 | 3781 | |
1ceb70f8 | 3782 | /* PREFIX_0F10 */ |
cc0ec051 | 3783 | { |
507bd325 L |
3784 | { "movups", { XM, EXx }, PREFIX_OPCODE }, |
3785 | { "movss", { XM, EXd }, PREFIX_OPCODE }, | |
3786 | { "movupd", { XM, EXx }, PREFIX_OPCODE }, | |
3787 | { "movsd", { XM, EXq }, PREFIX_OPCODE }, | |
30d1c836 | 3788 | }, |
4e7d34a6 | 3789 | |
1ceb70f8 | 3790 | /* PREFIX_0F11 */ |
30d1c836 | 3791 | { |
507bd325 L |
3792 | { "movups", { EXxS, XM }, PREFIX_OPCODE }, |
3793 | { "movss", { EXdS, XM }, PREFIX_OPCODE }, | |
3794 | { "movupd", { EXxS, XM }, PREFIX_OPCODE }, | |
3795 | { "movsd", { EXqS, XM }, PREFIX_OPCODE }, | |
4e7d34a6 | 3796 | }, |
252b5132 | 3797 | |
1ceb70f8 | 3798 | /* PREFIX_0F12 */ |
c608c12e | 3799 | { |
1ceb70f8 | 3800 | { MOD_TABLE (MOD_0F12_PREFIX_0) }, |
507bd325 L |
3801 | { "movsldup", { XM, EXx }, PREFIX_OPCODE }, |
3802 | { "movlpd", { XM, EXq }, PREFIX_OPCODE }, | |
3803 | { "movddup", { XM, EXq }, PREFIX_OPCODE }, | |
c608c12e | 3804 | }, |
4e7d34a6 | 3805 | |
1ceb70f8 | 3806 | /* PREFIX_0F16 */ |
c608c12e | 3807 | { |
1ceb70f8 | 3808 | { MOD_TABLE (MOD_0F16_PREFIX_0) }, |
507bd325 L |
3809 | { "movshdup", { XM, EXx }, PREFIX_OPCODE }, |
3810 | { "movhpd", { XM, EXq }, PREFIX_OPCODE }, | |
c608c12e | 3811 | }, |
4e7d34a6 | 3812 | |
7e8b059b L |
3813 | /* PREFIX_0F1A */ |
3814 | { | |
3815 | { MOD_TABLE (MOD_0F1A_PREFIX_0) }, | |
bf890a93 IT |
3816 | { "bndcl", { Gbnd, Ev_bnd }, 0 }, |
3817 | { "bndmov", { Gbnd, Ebnd }, 0 }, | |
3818 | { "bndcu", { Gbnd, Ev_bnd }, 0 }, | |
7e8b059b L |
3819 | }, |
3820 | ||
3821 | /* PREFIX_0F1B */ | |
3822 | { | |
3823 | { MOD_TABLE (MOD_0F1B_PREFIX_0) }, | |
3824 | { MOD_TABLE (MOD_0F1B_PREFIX_1) }, | |
bf890a93 IT |
3825 | { "bndmov", { Ebnd, Gbnd }, 0 }, |
3826 | { "bndcn", { Gbnd, Ev_bnd }, 0 }, | |
7e8b059b L |
3827 | }, |
3828 | ||
1ceb70f8 | 3829 | /* PREFIX_0F2A */ |
c608c12e | 3830 | { |
507bd325 L |
3831 | { "cvtpi2ps", { XM, EMCq }, PREFIX_OPCODE }, |
3832 | { "cvtsi2ss%LQ", { XM, Ev }, PREFIX_OPCODE }, | |
3833 | { "cvtpi2pd", { XM, EMCq }, PREFIX_OPCODE }, | |
bf890a93 | 3834 | { "cvtsi2sd%LQ", { XM, Ev }, 0 }, |
c608c12e | 3835 | }, |
4e7d34a6 | 3836 | |
1ceb70f8 | 3837 | /* PREFIX_0F2B */ |
c608c12e | 3838 | { |
75c135a8 L |
3839 | { MOD_TABLE (MOD_0F2B_PREFIX_0) }, |
3840 | { MOD_TABLE (MOD_0F2B_PREFIX_1) }, | |
3841 | { MOD_TABLE (MOD_0F2B_PREFIX_2) }, | |
3842 | { MOD_TABLE (MOD_0F2B_PREFIX_3) }, | |
c608c12e | 3843 | }, |
4e7d34a6 | 3844 | |
1ceb70f8 | 3845 | /* PREFIX_0F2C */ |
c608c12e | 3846 | { |
507bd325 L |
3847 | { "cvttps2pi", { MXC, EXq }, PREFIX_OPCODE }, |
3848 | { "cvttss2siY", { Gv, EXd }, PREFIX_OPCODE }, | |
3849 | { "cvttpd2pi", { MXC, EXx }, PREFIX_OPCODE }, | |
3850 | { "cvttsd2siY", { Gv, EXq }, PREFIX_OPCODE }, | |
c608c12e | 3851 | }, |
4e7d34a6 | 3852 | |
1ceb70f8 | 3853 | /* PREFIX_0F2D */ |
c608c12e | 3854 | { |
507bd325 L |
3855 | { "cvtps2pi", { MXC, EXq }, PREFIX_OPCODE }, |
3856 | { "cvtss2siY", { Gv, EXd }, PREFIX_OPCODE }, | |
3857 | { "cvtpd2pi", { MXC, EXx }, PREFIX_OPCODE }, | |
3858 | { "cvtsd2siY", { Gv, EXq }, PREFIX_OPCODE }, | |
c608c12e | 3859 | }, |
4e7d34a6 | 3860 | |
1ceb70f8 | 3861 | /* PREFIX_0F2E */ |
c608c12e | 3862 | { |
bf890a93 | 3863 | { "ucomiss",{ XM, EXd }, 0 }, |
592d1631 | 3864 | { Bad_Opcode }, |
bf890a93 | 3865 | { "ucomisd",{ XM, EXq }, 0 }, |
c608c12e | 3866 | }, |
4e7d34a6 | 3867 | |
1ceb70f8 | 3868 | /* PREFIX_0F2F */ |
c608c12e | 3869 | { |
bf890a93 | 3870 | { "comiss", { XM, EXd }, 0 }, |
592d1631 | 3871 | { Bad_Opcode }, |
bf890a93 | 3872 | { "comisd", { XM, EXq }, 0 }, |
c608c12e | 3873 | }, |
4e7d34a6 | 3874 | |
1ceb70f8 | 3875 | /* PREFIX_0F51 */ |
c608c12e | 3876 | { |
507bd325 L |
3877 | { "sqrtps", { XM, EXx }, PREFIX_OPCODE }, |
3878 | { "sqrtss", { XM, EXd }, PREFIX_OPCODE }, | |
3879 | { "sqrtpd", { XM, EXx }, PREFIX_OPCODE }, | |
3880 | { "sqrtsd", { XM, EXq }, PREFIX_OPCODE }, | |
c608c12e | 3881 | }, |
4e7d34a6 | 3882 | |
1ceb70f8 | 3883 | /* PREFIX_0F52 */ |
c608c12e | 3884 | { |
507bd325 L |
3885 | { "rsqrtps",{ XM, EXx }, PREFIX_OPCODE }, |
3886 | { "rsqrtss",{ XM, EXd }, PREFIX_OPCODE }, | |
c608c12e | 3887 | }, |
4e7d34a6 | 3888 | |
1ceb70f8 | 3889 | /* PREFIX_0F53 */ |
c608c12e | 3890 | { |
507bd325 L |
3891 | { "rcpps", { XM, EXx }, PREFIX_OPCODE }, |
3892 | { "rcpss", { XM, EXd }, PREFIX_OPCODE }, | |
c608c12e | 3893 | }, |
4e7d34a6 | 3894 | |
1ceb70f8 | 3895 | /* PREFIX_0F58 */ |
c608c12e | 3896 | { |
507bd325 L |
3897 | { "addps", { XM, EXx }, PREFIX_OPCODE }, |
3898 | { "addss", { XM, EXd }, PREFIX_OPCODE }, | |
3899 | { "addpd", { XM, EXx }, PREFIX_OPCODE }, | |
3900 | { "addsd", { XM, EXq }, PREFIX_OPCODE }, | |
c608c12e | 3901 | }, |
4e7d34a6 | 3902 | |
1ceb70f8 | 3903 | /* PREFIX_0F59 */ |
c608c12e | 3904 | { |
507bd325 L |
3905 | { "mulps", { XM, EXx }, PREFIX_OPCODE }, |
3906 | { "mulss", { XM, EXd }, PREFIX_OPCODE }, | |
3907 | { "mulpd", { XM, EXx }, PREFIX_OPCODE }, | |
3908 | { "mulsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3909 | }, |
4e7d34a6 | 3910 | |
1ceb70f8 | 3911 | /* PREFIX_0F5A */ |
041bd2e0 | 3912 | { |
507bd325 L |
3913 | { "cvtps2pd", { XM, EXq }, PREFIX_OPCODE }, |
3914 | { "cvtss2sd", { XM, EXd }, PREFIX_OPCODE }, | |
3915 | { "cvtpd2ps", { XM, EXx }, PREFIX_OPCODE }, | |
3916 | { "cvtsd2ss", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3917 | }, |
4e7d34a6 | 3918 | |
1ceb70f8 | 3919 | /* PREFIX_0F5B */ |
041bd2e0 | 3920 | { |
507bd325 L |
3921 | { "cvtdq2ps", { XM, EXx }, PREFIX_OPCODE }, |
3922 | { "cvttps2dq", { XM, EXx }, PREFIX_OPCODE }, | |
3923 | { "cvtps2dq", { XM, EXx }, PREFIX_OPCODE }, | |
041bd2e0 | 3924 | }, |
4e7d34a6 | 3925 | |
1ceb70f8 | 3926 | /* PREFIX_0F5C */ |
041bd2e0 | 3927 | { |
507bd325 L |
3928 | { "subps", { XM, EXx }, PREFIX_OPCODE }, |
3929 | { "subss", { XM, EXd }, PREFIX_OPCODE }, | |
3930 | { "subpd", { XM, EXx }, PREFIX_OPCODE }, | |
3931 | { "subsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3932 | }, |
4e7d34a6 | 3933 | |
1ceb70f8 | 3934 | /* PREFIX_0F5D */ |
041bd2e0 | 3935 | { |
507bd325 L |
3936 | { "minps", { XM, EXx }, PREFIX_OPCODE }, |
3937 | { "minss", { XM, EXd }, PREFIX_OPCODE }, | |
3938 | { "minpd", { XM, EXx }, PREFIX_OPCODE }, | |
3939 | { "minsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3940 | }, |
4e7d34a6 | 3941 | |
1ceb70f8 | 3942 | /* PREFIX_0F5E */ |
041bd2e0 | 3943 | { |
507bd325 L |
3944 | { "divps", { XM, EXx }, PREFIX_OPCODE }, |
3945 | { "divss", { XM, EXd }, PREFIX_OPCODE }, | |
3946 | { "divpd", { XM, EXx }, PREFIX_OPCODE }, | |
3947 | { "divsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3948 | }, |
4e7d34a6 | 3949 | |
1ceb70f8 | 3950 | /* PREFIX_0F5F */ |
041bd2e0 | 3951 | { |
507bd325 L |
3952 | { "maxps", { XM, EXx }, PREFIX_OPCODE }, |
3953 | { "maxss", { XM, EXd }, PREFIX_OPCODE }, | |
3954 | { "maxpd", { XM, EXx }, PREFIX_OPCODE }, | |
3955 | { "maxsd", { XM, EXq }, PREFIX_OPCODE }, | |
041bd2e0 | 3956 | }, |
4e7d34a6 | 3957 | |
1ceb70f8 | 3958 | /* PREFIX_0F60 */ |
041bd2e0 | 3959 | { |
507bd325 | 3960 | { "punpcklbw",{ MX, EMd }, PREFIX_OPCODE }, |
592d1631 | 3961 | { Bad_Opcode }, |
507bd325 | 3962 | { "punpcklbw",{ MX, EMx }, PREFIX_OPCODE }, |
041bd2e0 | 3963 | }, |
4e7d34a6 | 3964 | |
1ceb70f8 | 3965 | /* PREFIX_0F61 */ |
041bd2e0 | 3966 | { |
507bd325 | 3967 | { "punpcklwd",{ MX, EMd }, PREFIX_OPCODE }, |
592d1631 | 3968 | { Bad_Opcode }, |
507bd325 | 3969 | { "punpcklwd",{ MX, EMx }, PREFIX_OPCODE }, |
041bd2e0 | 3970 | }, |
4e7d34a6 | 3971 | |
1ceb70f8 | 3972 | /* PREFIX_0F62 */ |
041bd2e0 | 3973 | { |
507bd325 | 3974 | { "punpckldq",{ MX, EMd }, PREFIX_OPCODE }, |
592d1631 | 3975 | { Bad_Opcode }, |
507bd325 | 3976 | { "punpckldq",{ MX, EMx }, PREFIX_OPCODE }, |
041bd2e0 | 3977 | }, |
4e7d34a6 | 3978 | |
1ceb70f8 | 3979 | /* PREFIX_0F6C */ |
041bd2e0 | 3980 | { |
592d1631 L |
3981 | { Bad_Opcode }, |
3982 | { Bad_Opcode }, | |
507bd325 | 3983 | { "punpcklqdq", { XM, EXx }, PREFIX_OPCODE }, |
0f17484f | 3984 | }, |
4e7d34a6 | 3985 | |
1ceb70f8 | 3986 | /* PREFIX_0F6D */ |
0f17484f | 3987 | { |
592d1631 L |
3988 | { Bad_Opcode }, |
3989 | { Bad_Opcode }, | |
507bd325 | 3990 | { "punpckhqdq", { XM, EXx }, PREFIX_OPCODE }, |
041bd2e0 | 3991 | }, |
4e7d34a6 | 3992 | |
1ceb70f8 | 3993 | /* PREFIX_0F6F */ |
ca164297 | 3994 | { |
507bd325 L |
3995 | { "movq", { MX, EM }, PREFIX_OPCODE }, |
3996 | { "movdqu", { XM, EXx }, PREFIX_OPCODE }, | |
3997 | { "movdqa", { XM, EXx }, PREFIX_OPCODE }, | |
ca164297 | 3998 | }, |
4e7d34a6 | 3999 | |
1ceb70f8 | 4000 | /* PREFIX_0F70 */ |
4e7d34a6 | 4001 | { |
507bd325 L |
4002 | { "pshufw", { MX, EM, Ib }, PREFIX_OPCODE }, |
4003 | { "pshufhw",{ XM, EXx, Ib }, PREFIX_OPCODE }, | |
4004 | { "pshufd", { XM, EXx, Ib }, PREFIX_OPCODE }, | |
4005 | { "pshuflw",{ XM, EXx, Ib }, PREFIX_OPCODE }, | |
4e7d34a6 L |
4006 | }, |
4007 | ||
92fddf8e L |
4008 | /* PREFIX_0F73_REG_3 */ |
4009 | { | |
592d1631 L |
4010 | { Bad_Opcode }, |
4011 | { Bad_Opcode }, | |
bf890a93 | 4012 | { "psrldq", { XS, Ib }, 0 }, |
92fddf8e L |
4013 | }, |
4014 | ||
4015 | /* PREFIX_0F73_REG_7 */ | |
4016 | { | |
592d1631 L |
4017 | { Bad_Opcode }, |
4018 | { Bad_Opcode }, | |
bf890a93 | 4019 | { "pslldq", { XS, Ib }, 0 }, |
92fddf8e L |
4020 | }, |
4021 | ||
1ceb70f8 | 4022 | /* PREFIX_0F78 */ |
4e7d34a6 | 4023 | { |
bf890a93 | 4024 | {"vmread", { Em, Gm }, 0 }, |
592d1631 | 4025 | { Bad_Opcode }, |
bf890a93 IT |
4026 | {"extrq", { XS, Ib, Ib }, 0 }, |
4027 | {"insertq", { XM, XS, Ib, Ib }, 0 }, | |
4e7d34a6 L |
4028 | }, |
4029 | ||
1ceb70f8 | 4030 | /* PREFIX_0F79 */ |
4e7d34a6 | 4031 | { |
bf890a93 | 4032 | {"vmwrite", { Gm, Em }, 0 }, |
592d1631 | 4033 | { Bad_Opcode }, |
bf890a93 IT |
4034 | {"extrq", { XM, XS }, 0 }, |
4035 | {"insertq", { XM, XS }, 0 }, | |
4e7d34a6 L |
4036 | }, |
4037 | ||
1ceb70f8 | 4038 | /* PREFIX_0F7C */ |
ca164297 | 4039 | { |
592d1631 L |
4040 | { Bad_Opcode }, |
4041 | { Bad_Opcode }, | |
507bd325 L |
4042 | { "haddpd", { XM, EXx }, PREFIX_OPCODE }, |
4043 | { "haddps", { XM, EXx }, PREFIX_OPCODE }, | |
ca164297 | 4044 | }, |
4e7d34a6 | 4045 | |
1ceb70f8 | 4046 | /* PREFIX_0F7D */ |
ca164297 | 4047 | { |
592d1631 L |
4048 | { Bad_Opcode }, |
4049 | { Bad_Opcode }, | |
507bd325 L |
4050 | { "hsubpd", { XM, EXx }, PREFIX_OPCODE }, |
4051 | { "hsubps", { XM, EXx }, PREFIX_OPCODE }, | |
ca164297 | 4052 | }, |
4e7d34a6 | 4053 | |
1ceb70f8 | 4054 | /* PREFIX_0F7E */ |
ca164297 | 4055 | { |
507bd325 L |
4056 | { "movK", { Edq, MX }, PREFIX_OPCODE }, |
4057 | { "movq", { XM, EXq }, PREFIX_OPCODE }, | |
4058 | { "movK", { Edq, XM }, PREFIX_OPCODE }, | |
ca164297 | 4059 | }, |
4e7d34a6 | 4060 | |
1ceb70f8 | 4061 | /* PREFIX_0F7F */ |
ca164297 | 4062 | { |
507bd325 L |
4063 | { "movq", { EMS, MX }, PREFIX_OPCODE }, |
4064 | { "movdqu", { EXxS, XM }, PREFIX_OPCODE }, | |
4065 | { "movdqa", { EXxS, XM }, PREFIX_OPCODE }, | |
ca164297 | 4066 | }, |
4e7d34a6 | 4067 | |
c7b8aa3a L |
4068 | /* PREFIX_0FAE_REG_0 */ |
4069 | { | |
4070 | { Bad_Opcode }, | |
bf890a93 | 4071 | { "rdfsbase", { Ev }, 0 }, |
c7b8aa3a L |
4072 | }, |
4073 | ||
4074 | /* PREFIX_0FAE_REG_1 */ | |
4075 | { | |
4076 | { Bad_Opcode }, | |
bf890a93 | 4077 | { "rdgsbase", { Ev }, 0 }, |
c7b8aa3a L |
4078 | }, |
4079 | ||
4080 | /* PREFIX_0FAE_REG_2 */ | |
4081 | { | |
4082 | { Bad_Opcode }, | |
bf890a93 | 4083 | { "wrfsbase", { Ev }, 0 }, |
c7b8aa3a L |
4084 | }, |
4085 | ||
4086 | /* PREFIX_0FAE_REG_3 */ | |
4087 | { | |
4088 | { Bad_Opcode }, | |
bf890a93 | 4089 | { "wrgsbase", { Ev }, 0 }, |
c7b8aa3a L |
4090 | }, |
4091 | ||
6b40c462 L |
4092 | /* PREFIX_MOD_0_0FAE_REG_4 */ |
4093 | { | |
4094 | { "xsave", { FXSAVE }, 0 }, | |
4095 | { "ptwrite%LQ", { Edq }, 0 }, | |
4096 | }, | |
4097 | ||
4098 | /* PREFIX_MOD_3_0FAE_REG_4 */ | |
4099 | { | |
4100 | { Bad_Opcode }, | |
4101 | { "ptwrite%LQ", { Edq }, 0 }, | |
4102 | }, | |
4103 | ||
c5e7287a IT |
4104 | /* PREFIX_0FAE_REG_6 */ |
4105 | { | |
bf890a93 | 4106 | { "xsaveopt", { FXSAVE }, 0 }, |
c5e7287a | 4107 | { Bad_Opcode }, |
bf890a93 | 4108 | { "clwb", { Mb }, 0 }, |
c5e7287a IT |
4109 | }, |
4110 | ||
963f3586 IT |
4111 | /* PREFIX_0FAE_REG_7 */ |
4112 | { | |
bf890a93 | 4113 | { "clflush", { Mb }, 0 }, |
963f3586 | 4114 | { Bad_Opcode }, |
bf890a93 | 4115 | { "clflushopt", { Mb }, 0 }, |
963f3586 IT |
4116 | }, |
4117 | ||
1ceb70f8 | 4118 | /* PREFIX_0FB8 */ |
ca164297 | 4119 | { |
592d1631 | 4120 | { Bad_Opcode }, |
bf890a93 | 4121 | { "popcntS", { Gv, Ev }, 0 }, |
ca164297 | 4122 | }, |
4e7d34a6 | 4123 | |
f12dc422 L |
4124 | /* PREFIX_0FBC */ |
4125 | { | |
bf890a93 IT |
4126 | { "bsfS", { Gv, Ev }, 0 }, |
4127 | { "tzcntS", { Gv, Ev }, 0 }, | |
4128 | { "bsfS", { Gv, Ev }, 0 }, | |
f12dc422 L |
4129 | }, |
4130 | ||
1ceb70f8 | 4131 | /* PREFIX_0FBD */ |
050dfa73 | 4132 | { |
bf890a93 IT |
4133 | { "bsrS", { Gv, Ev }, 0 }, |
4134 | { "lzcntS", { Gv, Ev }, 0 }, | |
4135 | { "bsrS", { Gv, Ev }, 0 }, | |
050dfa73 MM |
4136 | }, |
4137 | ||
1ceb70f8 | 4138 | /* PREFIX_0FC2 */ |
050dfa73 | 4139 | { |
507bd325 L |
4140 | { "cmpps", { XM, EXx, CMP }, PREFIX_OPCODE }, |
4141 | { "cmpss", { XM, EXd, CMP }, PREFIX_OPCODE }, | |
4142 | { "cmppd", { XM, EXx, CMP }, PREFIX_OPCODE }, | |
4143 | { "cmpsd", { XM, EXq, CMP }, PREFIX_OPCODE }, | |
050dfa73 | 4144 | }, |
246c51aa | 4145 | |
a8484f96 | 4146 | /* PREFIX_MOD_0_0FC3 */ |
4ee52178 | 4147 | { |
a8484f96 | 4148 | { "movntiS", { Ev, Gv }, PREFIX_OPCODE }, |
4ee52178 L |
4149 | }, |
4150 | ||
f24bcbaa | 4151 | /* PREFIX_MOD_0_0FC7_REG_6 */ |
92fddf8e | 4152 | { |
bf890a93 IT |
4153 | { "vmptrld",{ Mq }, 0 }, |
4154 | { "vmxon", { Mq }, 0 }, | |
4155 | { "vmclear",{ Mq }, 0 }, | |
92fddf8e L |
4156 | }, |
4157 | ||
f24bcbaa L |
4158 | /* PREFIX_MOD_3_0FC7_REG_6 */ |
4159 | { | |
4160 | { "rdrand", { Ev }, 0 }, | |
4161 | { Bad_Opcode }, | |
4162 | { "rdrand", { Ev }, 0 } | |
4163 | }, | |
4164 | ||
4165 | /* PREFIX_MOD_3_0FC7_REG_7 */ | |
4166 | { | |
4167 | { "rdseed", { Ev }, 0 }, | |
8bc52696 | 4168 | { "rdpid", { Em }, 0 }, |
f24bcbaa L |
4169 | { "rdseed", { Ev }, 0 }, |
4170 | }, | |
4171 | ||
1ceb70f8 | 4172 | /* PREFIX_0FD0 */ |
050dfa73 | 4173 | { |
592d1631 L |
4174 | { Bad_Opcode }, |
4175 | { Bad_Opcode }, | |
bf890a93 IT |
4176 | { "addsubpd", { XM, EXx }, 0 }, |
4177 | { "addsubps", { XM, EXx }, 0 }, | |
246c51aa | 4178 | }, |
050dfa73 | 4179 | |
1ceb70f8 | 4180 | /* PREFIX_0FD6 */ |
050dfa73 | 4181 | { |
592d1631 | 4182 | { Bad_Opcode }, |
bf890a93 IT |
4183 | { "movq2dq",{ XM, MS }, 0 }, |
4184 | { "movq", { EXqS, XM }, 0 }, | |
4185 | { "movdq2q",{ MX, XS }, 0 }, | |
050dfa73 MM |
4186 | }, |
4187 | ||
1ceb70f8 | 4188 | /* PREFIX_0FE6 */ |
7918206c | 4189 | { |
592d1631 | 4190 | { Bad_Opcode }, |
507bd325 L |
4191 | { "cvtdq2pd", { XM, EXq }, PREFIX_OPCODE }, |
4192 | { "cvttpd2dq", { XM, EXx }, PREFIX_OPCODE }, | |
4193 | { "cvtpd2dq", { XM, EXx }, PREFIX_OPCODE }, | |
7918206c | 4194 | }, |
8b38ad71 | 4195 | |
1ceb70f8 | 4196 | /* PREFIX_0FE7 */ |
8b38ad71 | 4197 | { |
507bd325 | 4198 | { "movntq", { Mq, MX }, PREFIX_OPCODE }, |
592d1631 | 4199 | { Bad_Opcode }, |
75c135a8 | 4200 | { MOD_TABLE (MOD_0FE7_PREFIX_2) }, |
4e7d34a6 L |
4201 | }, |
4202 | ||
1ceb70f8 | 4203 | /* PREFIX_0FF0 */ |
4e7d34a6 | 4204 | { |
592d1631 L |
4205 | { Bad_Opcode }, |
4206 | { Bad_Opcode }, | |
4207 | { Bad_Opcode }, | |
1ceb70f8 | 4208 | { MOD_TABLE (MOD_0FF0_PREFIX_3) }, |
4e7d34a6 L |
4209 | }, |
4210 | ||
1ceb70f8 | 4211 | /* PREFIX_0FF7 */ |
4e7d34a6 | 4212 | { |
507bd325 | 4213 | { "maskmovq", { MX, MS }, PREFIX_OPCODE }, |
592d1631 | 4214 | { Bad_Opcode }, |
507bd325 | 4215 | { "maskmovdqu", { XM, XS }, PREFIX_OPCODE }, |
8b38ad71 | 4216 | }, |
42903f7f | 4217 | |
1ceb70f8 | 4218 | /* PREFIX_0F3810 */ |
42903f7f | 4219 | { |
592d1631 L |
4220 | { Bad_Opcode }, |
4221 | { Bad_Opcode }, | |
507bd325 | 4222 | { "pblendvb", { XM, EXx, XMM0 }, PREFIX_OPCODE }, |
42903f7f L |
4223 | }, |
4224 | ||
1ceb70f8 | 4225 | /* PREFIX_0F3814 */ |
42903f7f | 4226 | { |
592d1631 L |
4227 | { Bad_Opcode }, |
4228 | { Bad_Opcode }, | |
507bd325 | 4229 | { "blendvps", { XM, EXx, XMM0 }, PREFIX_OPCODE }, |
42903f7f L |
4230 | }, |
4231 | ||
1ceb70f8 | 4232 | /* PREFIX_0F3815 */ |
42903f7f | 4233 | { |
592d1631 L |
4234 | { Bad_Opcode }, |
4235 | { Bad_Opcode }, | |
507bd325 | 4236 | { "blendvpd", { XM, EXx, XMM0 }, PREFIX_OPCODE }, |
42903f7f L |
4237 | }, |
4238 | ||
1ceb70f8 | 4239 | /* PREFIX_0F3817 */ |
42903f7f | 4240 | { |
592d1631 L |
4241 | { Bad_Opcode }, |
4242 | { Bad_Opcode }, | |
507bd325 | 4243 | { "ptest", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4244 | }, |
4245 | ||
1ceb70f8 | 4246 | /* PREFIX_0F3820 */ |
42903f7f | 4247 | { |
592d1631 L |
4248 | { Bad_Opcode }, |
4249 | { Bad_Opcode }, | |
507bd325 | 4250 | { "pmovsxbw", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4251 | }, |
4252 | ||
1ceb70f8 | 4253 | /* PREFIX_0F3821 */ |
42903f7f | 4254 | { |
592d1631 L |
4255 | { Bad_Opcode }, |
4256 | { Bad_Opcode }, | |
507bd325 | 4257 | { "pmovsxbd", { XM, EXd }, PREFIX_OPCODE }, |
42903f7f L |
4258 | }, |
4259 | ||
1ceb70f8 | 4260 | /* PREFIX_0F3822 */ |
42903f7f | 4261 | { |
592d1631 L |
4262 | { Bad_Opcode }, |
4263 | { Bad_Opcode }, | |
507bd325 | 4264 | { "pmovsxbq", { XM, EXw }, PREFIX_OPCODE }, |
42903f7f L |
4265 | }, |
4266 | ||
1ceb70f8 | 4267 | /* PREFIX_0F3823 */ |
42903f7f | 4268 | { |
592d1631 L |
4269 | { Bad_Opcode }, |
4270 | { Bad_Opcode }, | |
507bd325 | 4271 | { "pmovsxwd", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4272 | }, |
4273 | ||
1ceb70f8 | 4274 | /* PREFIX_0F3824 */ |
42903f7f | 4275 | { |
592d1631 L |
4276 | { Bad_Opcode }, |
4277 | { Bad_Opcode }, | |
507bd325 | 4278 | { "pmovsxwq", { XM, EXd }, PREFIX_OPCODE }, |
42903f7f L |
4279 | }, |
4280 | ||
1ceb70f8 | 4281 | /* PREFIX_0F3825 */ |
42903f7f | 4282 | { |
592d1631 L |
4283 | { Bad_Opcode }, |
4284 | { Bad_Opcode }, | |
507bd325 | 4285 | { "pmovsxdq", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4286 | }, |
4287 | ||
1ceb70f8 | 4288 | /* PREFIX_0F3828 */ |
42903f7f | 4289 | { |
592d1631 L |
4290 | { Bad_Opcode }, |
4291 | { Bad_Opcode }, | |
507bd325 | 4292 | { "pmuldq", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4293 | }, |
4294 | ||
1ceb70f8 | 4295 | /* PREFIX_0F3829 */ |
42903f7f | 4296 | { |
592d1631 L |
4297 | { Bad_Opcode }, |
4298 | { Bad_Opcode }, | |
507bd325 | 4299 | { "pcmpeqq", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4300 | }, |
4301 | ||
1ceb70f8 | 4302 | /* PREFIX_0F382A */ |
42903f7f | 4303 | { |
592d1631 L |
4304 | { Bad_Opcode }, |
4305 | { Bad_Opcode }, | |
75c135a8 | 4306 | { MOD_TABLE (MOD_0F382A_PREFIX_2) }, |
42903f7f L |
4307 | }, |
4308 | ||
1ceb70f8 | 4309 | /* PREFIX_0F382B */ |
42903f7f | 4310 | { |
592d1631 L |
4311 | { Bad_Opcode }, |
4312 | { Bad_Opcode }, | |
507bd325 | 4313 | { "packusdw", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4314 | }, |
4315 | ||
1ceb70f8 | 4316 | /* PREFIX_0F3830 */ |
42903f7f | 4317 | { |
592d1631 L |
4318 | { Bad_Opcode }, |
4319 | { Bad_Opcode }, | |
507bd325 | 4320 | { "pmovzxbw", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4321 | }, |
4322 | ||
1ceb70f8 | 4323 | /* PREFIX_0F3831 */ |
42903f7f | 4324 | { |
592d1631 L |
4325 | { Bad_Opcode }, |
4326 | { Bad_Opcode }, | |
507bd325 | 4327 | { "pmovzxbd", { XM, EXd }, PREFIX_OPCODE }, |
42903f7f L |
4328 | }, |
4329 | ||
1ceb70f8 | 4330 | /* PREFIX_0F3832 */ |
42903f7f | 4331 | { |
592d1631 L |
4332 | { Bad_Opcode }, |
4333 | { Bad_Opcode }, | |
507bd325 | 4334 | { "pmovzxbq", { XM, EXw }, PREFIX_OPCODE }, |
42903f7f L |
4335 | }, |
4336 | ||
1ceb70f8 | 4337 | /* PREFIX_0F3833 */ |
42903f7f | 4338 | { |
592d1631 L |
4339 | { Bad_Opcode }, |
4340 | { Bad_Opcode }, | |
507bd325 | 4341 | { "pmovzxwd", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4342 | }, |
4343 | ||
1ceb70f8 | 4344 | /* PREFIX_0F3834 */ |
42903f7f | 4345 | { |
592d1631 L |
4346 | { Bad_Opcode }, |
4347 | { Bad_Opcode }, | |
507bd325 | 4348 | { "pmovzxwq", { XM, EXd }, PREFIX_OPCODE }, |
42903f7f L |
4349 | }, |
4350 | ||
1ceb70f8 | 4351 | /* PREFIX_0F3835 */ |
42903f7f | 4352 | { |
592d1631 L |
4353 | { Bad_Opcode }, |
4354 | { Bad_Opcode }, | |
507bd325 | 4355 | { "pmovzxdq", { XM, EXq }, PREFIX_OPCODE }, |
42903f7f L |
4356 | }, |
4357 | ||
1ceb70f8 | 4358 | /* PREFIX_0F3837 */ |
4e7d34a6 | 4359 | { |
592d1631 L |
4360 | { Bad_Opcode }, |
4361 | { Bad_Opcode }, | |
507bd325 | 4362 | { "pcmpgtq", { XM, EXx }, PREFIX_OPCODE }, |
4e7d34a6 L |
4363 | }, |
4364 | ||
1ceb70f8 | 4365 | /* PREFIX_0F3838 */ |
42903f7f | 4366 | { |
592d1631 L |
4367 | { Bad_Opcode }, |
4368 | { Bad_Opcode }, | |
507bd325 | 4369 | { "pminsb", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4370 | }, |
4371 | ||
1ceb70f8 | 4372 | /* PREFIX_0F3839 */ |
42903f7f | 4373 | { |
592d1631 L |
4374 | { Bad_Opcode }, |
4375 | { Bad_Opcode }, | |
507bd325 | 4376 | { "pminsd", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4377 | }, |
4378 | ||
1ceb70f8 | 4379 | /* PREFIX_0F383A */ |
42903f7f | 4380 | { |
592d1631 L |
4381 | { Bad_Opcode }, |
4382 | { Bad_Opcode }, | |
507bd325 | 4383 | { "pminuw", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4384 | }, |
4385 | ||
1ceb70f8 | 4386 | /* PREFIX_0F383B */ |
42903f7f | 4387 | { |
592d1631 L |
4388 | { Bad_Opcode }, |
4389 | { Bad_Opcode }, | |
507bd325 | 4390 | { "pminud", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4391 | }, |
4392 | ||
1ceb70f8 | 4393 | /* PREFIX_0F383C */ |
42903f7f | 4394 | { |
592d1631 L |
4395 | { Bad_Opcode }, |
4396 | { Bad_Opcode }, | |
507bd325 | 4397 | { "pmaxsb", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4398 | }, |
4399 | ||
1ceb70f8 | 4400 | /* PREFIX_0F383D */ |
42903f7f | 4401 | { |
592d1631 L |
4402 | { Bad_Opcode }, |
4403 | { Bad_Opcode }, | |
507bd325 | 4404 | { "pmaxsd", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4405 | }, |
4406 | ||
1ceb70f8 | 4407 | /* PREFIX_0F383E */ |
42903f7f | 4408 | { |
592d1631 L |
4409 | { Bad_Opcode }, |
4410 | { Bad_Opcode }, | |
507bd325 | 4411 | { "pmaxuw", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4412 | }, |
4413 | ||
1ceb70f8 | 4414 | /* PREFIX_0F383F */ |
42903f7f | 4415 | { |
592d1631 L |
4416 | { Bad_Opcode }, |
4417 | { Bad_Opcode }, | |
507bd325 | 4418 | { "pmaxud", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4419 | }, |
4420 | ||
1ceb70f8 | 4421 | /* PREFIX_0F3840 */ |
42903f7f | 4422 | { |
592d1631 L |
4423 | { Bad_Opcode }, |
4424 | { Bad_Opcode }, | |
507bd325 | 4425 | { "pmulld", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4426 | }, |
4427 | ||
1ceb70f8 | 4428 | /* PREFIX_0F3841 */ |
42903f7f | 4429 | { |
592d1631 L |
4430 | { Bad_Opcode }, |
4431 | { Bad_Opcode }, | |
507bd325 | 4432 | { "phminposuw", { XM, EXx }, PREFIX_OPCODE }, |
42903f7f L |
4433 | }, |
4434 | ||
f1f8f695 L |
4435 | /* PREFIX_0F3880 */ |
4436 | { | |
592d1631 L |
4437 | { Bad_Opcode }, |
4438 | { Bad_Opcode }, | |
507bd325 | 4439 | { "invept", { Gm, Mo }, PREFIX_OPCODE }, |
f1f8f695 L |
4440 | }, |
4441 | ||
4442 | /* PREFIX_0F3881 */ | |
4443 | { | |
592d1631 L |
4444 | { Bad_Opcode }, |
4445 | { Bad_Opcode }, | |
507bd325 | 4446 | { "invvpid", { Gm, Mo }, PREFIX_OPCODE }, |
f1f8f695 L |
4447 | }, |
4448 | ||
6c30d220 L |
4449 | /* PREFIX_0F3882 */ |
4450 | { | |
4451 | { Bad_Opcode }, | |
4452 | { Bad_Opcode }, | |
507bd325 | 4453 | { "invpcid", { Gm, M }, PREFIX_OPCODE }, |
6c30d220 L |
4454 | }, |
4455 | ||
a0046408 L |
4456 | /* PREFIX_0F38C8 */ |
4457 | { | |
507bd325 | 4458 | { "sha1nexte", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4459 | }, |
4460 | ||
4461 | /* PREFIX_0F38C9 */ | |
4462 | { | |
507bd325 | 4463 | { "sha1msg1", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4464 | }, |
4465 | ||
4466 | /* PREFIX_0F38CA */ | |
4467 | { | |
507bd325 | 4468 | { "sha1msg2", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4469 | }, |
4470 | ||
4471 | /* PREFIX_0F38CB */ | |
4472 | { | |
507bd325 | 4473 | { "sha256rnds2", { XM, EXxmm, XMM0 }, PREFIX_OPCODE }, |
a0046408 L |
4474 | }, |
4475 | ||
4476 | /* PREFIX_0F38CC */ | |
4477 | { | |
507bd325 | 4478 | { "sha256msg1", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4479 | }, |
4480 | ||
4481 | /* PREFIX_0F38CD */ | |
4482 | { | |
507bd325 | 4483 | { "sha256msg2", { XM, EXxmm }, PREFIX_OPCODE }, |
a0046408 L |
4484 | }, |
4485 | ||
c0f3af97 L |
4486 | /* PREFIX_0F38DB */ |
4487 | { | |
592d1631 L |
4488 | { Bad_Opcode }, |
4489 | { Bad_Opcode }, | |
507bd325 | 4490 | { "aesimc", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4491 | }, |
4492 | ||
4493 | /* PREFIX_0F38DC */ | |
4494 | { | |
592d1631 L |
4495 | { Bad_Opcode }, |
4496 | { Bad_Opcode }, | |
507bd325 | 4497 | { "aesenc", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4498 | }, |
4499 | ||
4500 | /* PREFIX_0F38DD */ | |
4501 | { | |
592d1631 L |
4502 | { Bad_Opcode }, |
4503 | { Bad_Opcode }, | |
507bd325 | 4504 | { "aesenclast", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4505 | }, |
4506 | ||
4507 | /* PREFIX_0F38DE */ | |
4508 | { | |
592d1631 L |
4509 | { Bad_Opcode }, |
4510 | { Bad_Opcode }, | |
507bd325 | 4511 | { "aesdec", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4512 | }, |
4513 | ||
4514 | /* PREFIX_0F38DF */ | |
4515 | { | |
592d1631 L |
4516 | { Bad_Opcode }, |
4517 | { Bad_Opcode }, | |
507bd325 | 4518 | { "aesdeclast", { XM, EXx }, PREFIX_OPCODE }, |
c0f3af97 L |
4519 | }, |
4520 | ||
1ceb70f8 | 4521 | /* PREFIX_0F38F0 */ |
4e7d34a6 | 4522 | { |
507bd325 | 4523 | { "movbeS", { Gv, { MOVBE_Fixup, v_mode } }, PREFIX_OPCODE }, |
592d1631 | 4524 | { Bad_Opcode }, |
507bd325 L |
4525 | { "movbeS", { Gv, { MOVBE_Fixup, v_mode } }, PREFIX_OPCODE }, |
4526 | { "crc32", { Gdq, { CRC32_Fixup, b_mode } }, PREFIX_OPCODE }, | |
4e7d34a6 L |
4527 | }, |
4528 | ||
1ceb70f8 | 4529 | /* PREFIX_0F38F1 */ |
4e7d34a6 | 4530 | { |
507bd325 | 4531 | { "movbeS", { { MOVBE_Fixup, v_mode }, Gv }, PREFIX_OPCODE }, |
592d1631 | 4532 | { Bad_Opcode }, |
507bd325 L |
4533 | { "movbeS", { { MOVBE_Fixup, v_mode }, Gv }, PREFIX_OPCODE }, |
4534 | { "crc32", { Gdq, { CRC32_Fixup, v_mode } }, PREFIX_OPCODE }, | |
4e7d34a6 L |
4535 | }, |
4536 | ||
e2e1fcde L |
4537 | /* PREFIX_0F38F6 */ |
4538 | { | |
4539 | { Bad_Opcode }, | |
507bd325 L |
4540 | { "adoxS", { Gdq, Edq}, PREFIX_OPCODE }, |
4541 | { "adcxS", { Gdq, Edq}, PREFIX_OPCODE }, | |
e2e1fcde L |
4542 | { Bad_Opcode }, |
4543 | }, | |
4544 | ||
1ceb70f8 | 4545 | /* PREFIX_0F3A08 */ |
42903f7f | 4546 | { |
592d1631 L |
4547 | { Bad_Opcode }, |
4548 | { Bad_Opcode }, | |
507bd325 | 4549 | { "roundps", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4550 | }, |
4551 | ||
1ceb70f8 | 4552 | /* PREFIX_0F3A09 */ |
42903f7f | 4553 | { |
592d1631 L |
4554 | { Bad_Opcode }, |
4555 | { Bad_Opcode }, | |
507bd325 | 4556 | { "roundpd", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4557 | }, |
4558 | ||
1ceb70f8 | 4559 | /* PREFIX_0F3A0A */ |
42903f7f | 4560 | { |
592d1631 L |
4561 | { Bad_Opcode }, |
4562 | { Bad_Opcode }, | |
507bd325 | 4563 | { "roundss", { XM, EXd, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4564 | }, |
4565 | ||
1ceb70f8 | 4566 | /* PREFIX_0F3A0B */ |
42903f7f | 4567 | { |
592d1631 L |
4568 | { Bad_Opcode }, |
4569 | { Bad_Opcode }, | |
507bd325 | 4570 | { "roundsd", { XM, EXq, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4571 | }, |
4572 | ||
1ceb70f8 | 4573 | /* PREFIX_0F3A0C */ |
42903f7f | 4574 | { |
592d1631 L |
4575 | { Bad_Opcode }, |
4576 | { Bad_Opcode }, | |
507bd325 | 4577 | { "blendps", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4578 | }, |
4579 | ||
1ceb70f8 | 4580 | /* PREFIX_0F3A0D */ |
42903f7f | 4581 | { |
592d1631 L |
4582 | { Bad_Opcode }, |
4583 | { Bad_Opcode }, | |
507bd325 | 4584 | { "blendpd", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4585 | }, |
4586 | ||
1ceb70f8 | 4587 | /* PREFIX_0F3A0E */ |
42903f7f | 4588 | { |
592d1631 L |
4589 | { Bad_Opcode }, |
4590 | { Bad_Opcode }, | |
507bd325 | 4591 | { "pblendw", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4592 | }, |
4593 | ||
1ceb70f8 | 4594 | /* PREFIX_0F3A14 */ |
42903f7f | 4595 | { |
592d1631 L |
4596 | { Bad_Opcode }, |
4597 | { Bad_Opcode }, | |
507bd325 | 4598 | { "pextrb", { Edqb, XM, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4599 | }, |
4600 | ||
1ceb70f8 | 4601 | /* PREFIX_0F3A15 */ |
42903f7f | 4602 | { |
592d1631 L |
4603 | { Bad_Opcode }, |
4604 | { Bad_Opcode }, | |
507bd325 | 4605 | { "pextrw", { Edqw, XM, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4606 | }, |
4607 | ||
1ceb70f8 | 4608 | /* PREFIX_0F3A16 */ |
42903f7f | 4609 | { |
592d1631 L |
4610 | { Bad_Opcode }, |
4611 | { Bad_Opcode }, | |
507bd325 | 4612 | { "pextrK", { Edq, XM, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4613 | }, |
4614 | ||
1ceb70f8 | 4615 | /* PREFIX_0F3A17 */ |
42903f7f | 4616 | { |
592d1631 L |
4617 | { Bad_Opcode }, |
4618 | { Bad_Opcode }, | |
507bd325 | 4619 | { "extractps", { Edqd, XM, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4620 | }, |
4621 | ||
1ceb70f8 | 4622 | /* PREFIX_0F3A20 */ |
42903f7f | 4623 | { |
592d1631 L |
4624 | { Bad_Opcode }, |
4625 | { Bad_Opcode }, | |
507bd325 | 4626 | { "pinsrb", { XM, Edqb, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4627 | }, |
4628 | ||
1ceb70f8 | 4629 | /* PREFIX_0F3A21 */ |
42903f7f | 4630 | { |
592d1631 L |
4631 | { Bad_Opcode }, |
4632 | { Bad_Opcode }, | |
507bd325 | 4633 | { "insertps", { XM, EXd, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4634 | }, |
4635 | ||
1ceb70f8 | 4636 | /* PREFIX_0F3A22 */ |
42903f7f | 4637 | { |
592d1631 L |
4638 | { Bad_Opcode }, |
4639 | { Bad_Opcode }, | |
507bd325 | 4640 | { "pinsrK", { XM, Edq, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4641 | }, |
4642 | ||
1ceb70f8 | 4643 | /* PREFIX_0F3A40 */ |
42903f7f | 4644 | { |
592d1631 L |
4645 | { Bad_Opcode }, |
4646 | { Bad_Opcode }, | |
507bd325 | 4647 | { "dpps", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4648 | }, |
4649 | ||
1ceb70f8 | 4650 | /* PREFIX_0F3A41 */ |
42903f7f | 4651 | { |
592d1631 L |
4652 | { Bad_Opcode }, |
4653 | { Bad_Opcode }, | |
507bd325 | 4654 | { "dppd", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f L |
4655 | }, |
4656 | ||
1ceb70f8 | 4657 | /* PREFIX_0F3A42 */ |
42903f7f | 4658 | { |
592d1631 L |
4659 | { Bad_Opcode }, |
4660 | { Bad_Opcode }, | |
507bd325 | 4661 | { "mpsadbw", { XM, EXx, Ib }, PREFIX_OPCODE }, |
42903f7f | 4662 | }, |
381d071f | 4663 | |
c0f3af97 L |
4664 | /* PREFIX_0F3A44 */ |
4665 | { | |
592d1631 L |
4666 | { Bad_Opcode }, |
4667 | { Bad_Opcode }, | |
507bd325 | 4668 | { "pclmulqdq", { XM, EXx, PCLMUL }, PREFIX_OPCODE }, |
c0f3af97 L |
4669 | }, |
4670 | ||
1ceb70f8 | 4671 | /* PREFIX_0F3A60 */ |
381d071f | 4672 | { |
592d1631 L |
4673 | { Bad_Opcode }, |
4674 | { Bad_Opcode }, | |
507bd325 | 4675 | { "pcmpestrm", { XM, EXx, Ib }, PREFIX_OPCODE }, |
381d071f L |
4676 | }, |
4677 | ||
1ceb70f8 | 4678 | /* PREFIX_0F3A61 */ |
381d071f | 4679 | { |
592d1631 L |
4680 | { Bad_Opcode }, |
4681 | { Bad_Opcode }, | |
507bd325 | 4682 | { "pcmpestri", { XM, EXx, Ib }, PREFIX_OPCODE }, |
381d071f L |
4683 | }, |
4684 | ||
1ceb70f8 | 4685 | /* PREFIX_0F3A62 */ |
381d071f | 4686 | { |
592d1631 L |
4687 | { Bad_Opcode }, |
4688 | { Bad_Opcode }, | |
507bd325 | 4689 | { "pcmpistrm", { XM, EXx, Ib }, PREFIX_OPCODE }, |
381d071f L |
4690 | }, |
4691 | ||
1ceb70f8 | 4692 | /* PREFIX_0F3A63 */ |
381d071f | 4693 | { |
592d1631 L |
4694 | { Bad_Opcode }, |
4695 | { Bad_Opcode }, | |
507bd325 | 4696 | { "pcmpistri", { XM, EXx, Ib }, PREFIX_OPCODE }, |
381d071f | 4697 | }, |
09a2c6cf | 4698 | |
a0046408 L |
4699 | /* PREFIX_0F3ACC */ |
4700 | { | |
507bd325 | 4701 | { "sha1rnds4", { XM, EXxmm, Ib }, PREFIX_OPCODE }, |
a0046408 L |
4702 | }, |
4703 | ||
c0f3af97 | 4704 | /* PREFIX_0F3ADF */ |
09a2c6cf | 4705 | { |
592d1631 L |
4706 | { Bad_Opcode }, |
4707 | { Bad_Opcode }, | |
507bd325 | 4708 | { "aeskeygenassist", { XM, EXx, Ib }, PREFIX_OPCODE }, |
09a2c6cf L |
4709 | }, |
4710 | ||
592a252b | 4711 | /* PREFIX_VEX_0F10 */ |
09a2c6cf | 4712 | { |
592a252b L |
4713 | { VEX_W_TABLE (VEX_W_0F10_P_0) }, |
4714 | { VEX_LEN_TABLE (VEX_LEN_0F10_P_1) }, | |
4715 | { VEX_W_TABLE (VEX_W_0F10_P_2) }, | |
4716 | { VEX_LEN_TABLE (VEX_LEN_0F10_P_3) }, | |
09a2c6cf L |
4717 | }, |
4718 | ||
592a252b | 4719 | /* PREFIX_VEX_0F11 */ |
09a2c6cf | 4720 | { |
592a252b L |
4721 | { VEX_W_TABLE (VEX_W_0F11_P_0) }, |
4722 | { VEX_LEN_TABLE (VEX_LEN_0F11_P_1) }, | |
4723 | { VEX_W_TABLE (VEX_W_0F11_P_2) }, | |
4724 | { VEX_LEN_TABLE (VEX_LEN_0F11_P_3) }, | |
09a2c6cf L |
4725 | }, |
4726 | ||
592a252b | 4727 | /* PREFIX_VEX_0F12 */ |
09a2c6cf | 4728 | { |
592a252b L |
4729 | { MOD_TABLE (MOD_VEX_0F12_PREFIX_0) }, |
4730 | { VEX_W_TABLE (VEX_W_0F12_P_1) }, | |
4731 | { VEX_LEN_TABLE (VEX_LEN_0F12_P_2) }, | |
4732 | { VEX_W_TABLE (VEX_W_0F12_P_3) }, | |
09a2c6cf L |
4733 | }, |
4734 | ||
592a252b | 4735 | /* PREFIX_VEX_0F16 */ |
09a2c6cf | 4736 | { |
592a252b L |
4737 | { MOD_TABLE (MOD_VEX_0F16_PREFIX_0) }, |
4738 | { VEX_W_TABLE (VEX_W_0F16_P_1) }, | |
4739 | { VEX_LEN_TABLE (VEX_LEN_0F16_P_2) }, | |
5f754f58 | 4740 | }, |
7c52e0e8 | 4741 | |
592a252b | 4742 | /* PREFIX_VEX_0F2A */ |
5f754f58 | 4743 | { |
592d1631 | 4744 | { Bad_Opcode }, |
592a252b | 4745 | { VEX_LEN_TABLE (VEX_LEN_0F2A_P_1) }, |
592d1631 | 4746 | { Bad_Opcode }, |
592a252b | 4747 | { VEX_LEN_TABLE (VEX_LEN_0F2A_P_3) }, |
5f754f58 | 4748 | }, |
7c52e0e8 | 4749 | |
592a252b | 4750 | /* PREFIX_VEX_0F2C */ |
5f754f58 | 4751 | { |
592d1631 | 4752 | { Bad_Opcode }, |
592a252b | 4753 | { VEX_LEN_TABLE (VEX_LEN_0F2C_P_1) }, |
592d1631 | 4754 | { Bad_Opcode }, |
592a252b | 4755 | { VEX_LEN_TABLE (VEX_LEN_0F2C_P_3) }, |
5f754f58 | 4756 | }, |
7c52e0e8 | 4757 | |
592a252b | 4758 | /* PREFIX_VEX_0F2D */ |
7c52e0e8 | 4759 | { |
592d1631 | 4760 | { Bad_Opcode }, |
592a252b | 4761 | { VEX_LEN_TABLE (VEX_LEN_0F2D_P_1) }, |
592d1631 | 4762 | { Bad_Opcode }, |
592a252b | 4763 | { VEX_LEN_TABLE (VEX_LEN_0F2D_P_3) }, |
7c52e0e8 L |
4764 | }, |
4765 | ||
592a252b | 4766 | /* PREFIX_VEX_0F2E */ |
7c52e0e8 | 4767 | { |
592a252b | 4768 | { VEX_LEN_TABLE (VEX_LEN_0F2E_P_0) }, |
592d1631 | 4769 | { Bad_Opcode }, |
592a252b | 4770 | { VEX_LEN_TABLE (VEX_LEN_0F2E_P_2) }, |
7c52e0e8 L |
4771 | }, |
4772 | ||
592a252b | 4773 | /* PREFIX_VEX_0F2F */ |
7c52e0e8 | 4774 | { |
592a252b | 4775 | { VEX_LEN_TABLE (VEX_LEN_0F2F_P_0) }, |
592d1631 | 4776 | { Bad_Opcode }, |
592a252b | 4777 | { VEX_LEN_TABLE (VEX_LEN_0F2F_P_2) }, |
7c52e0e8 L |
4778 | }, |
4779 | ||
43234a1e L |
4780 | /* PREFIX_VEX_0F41 */ |
4781 | { | |
4782 | { VEX_LEN_TABLE (VEX_LEN_0F41_P_0) }, | |
1ba585e8 IT |
4783 | { Bad_Opcode }, |
4784 | { VEX_LEN_TABLE (VEX_LEN_0F41_P_2) }, | |
43234a1e L |
4785 | }, |
4786 | ||
4787 | /* PREFIX_VEX_0F42 */ | |
4788 | { | |
4789 | { VEX_LEN_TABLE (VEX_LEN_0F42_P_0) }, | |
1ba585e8 IT |
4790 | { Bad_Opcode }, |
4791 | { VEX_LEN_TABLE (VEX_LEN_0F42_P_2) }, | |
43234a1e L |
4792 | }, |
4793 | ||
4794 | /* PREFIX_VEX_0F44 */ | |
4795 | { | |
4796 | { VEX_LEN_TABLE (VEX_LEN_0F44_P_0) }, | |
1ba585e8 IT |
4797 | { Bad_Opcode }, |
4798 | { VEX_LEN_TABLE (VEX_LEN_0F44_P_2) }, | |
43234a1e L |
4799 | }, |
4800 | ||
4801 | /* PREFIX_VEX_0F45 */ | |
4802 | { | |
4803 | { VEX_LEN_TABLE (VEX_LEN_0F45_P_0) }, | |
1ba585e8 IT |
4804 | { Bad_Opcode }, |
4805 | { VEX_LEN_TABLE (VEX_LEN_0F45_P_2) }, | |
43234a1e L |
4806 | }, |
4807 | ||
4808 | /* PREFIX_VEX_0F46 */ | |
4809 | { | |
4810 | { VEX_LEN_TABLE (VEX_LEN_0F46_P_0) }, | |
1ba585e8 IT |
4811 | { Bad_Opcode }, |
4812 | { VEX_LEN_TABLE (VEX_LEN_0F46_P_2) }, | |
43234a1e L |
4813 | }, |
4814 | ||
4815 | /* PREFIX_VEX_0F47 */ | |
4816 | { | |
4817 | { VEX_LEN_TABLE (VEX_LEN_0F47_P_0) }, | |
1ba585e8 IT |
4818 | { Bad_Opcode }, |
4819 | { VEX_LEN_TABLE (VEX_LEN_0F47_P_2) }, | |
43234a1e L |
4820 | }, |
4821 | ||
1ba585e8 | 4822 | /* PREFIX_VEX_0F4A */ |
43234a1e | 4823 | { |
1ba585e8 | 4824 | { VEX_LEN_TABLE (VEX_LEN_0F4A_P_0) }, |
43234a1e | 4825 | { Bad_Opcode }, |
1ba585e8 IT |
4826 | { VEX_LEN_TABLE (VEX_LEN_0F4A_P_2) }, |
4827 | }, | |
4828 | ||
4829 | /* PREFIX_VEX_0F4B */ | |
4830 | { | |
4831 | { VEX_LEN_TABLE (VEX_LEN_0F4B_P_0) }, | |
43234a1e L |
4832 | { Bad_Opcode }, |
4833 | { VEX_LEN_TABLE (VEX_LEN_0F4B_P_2) }, | |
4834 | }, | |
4835 | ||
592a252b | 4836 | /* PREFIX_VEX_0F51 */ |
7c52e0e8 | 4837 | { |
592a252b L |
4838 | { VEX_W_TABLE (VEX_W_0F51_P_0) }, |
4839 | { VEX_LEN_TABLE (VEX_LEN_0F51_P_1) }, | |
4840 | { VEX_W_TABLE (VEX_W_0F51_P_2) }, | |
4841 | { VEX_LEN_TABLE (VEX_LEN_0F51_P_3) }, | |
7c52e0e8 L |
4842 | }, |
4843 | ||
592a252b | 4844 | /* PREFIX_VEX_0F52 */ |
7c52e0e8 | 4845 | { |
592a252b L |
4846 | { VEX_W_TABLE (VEX_W_0F52_P_0) }, |
4847 | { VEX_LEN_TABLE (VEX_LEN_0F52_P_1) }, | |
7c52e0e8 L |
4848 | }, |
4849 | ||
592a252b | 4850 | /* PREFIX_VEX_0F53 */ |
7c52e0e8 | 4851 | { |
592a252b L |
4852 | { VEX_W_TABLE (VEX_W_0F53_P_0) }, |
4853 | { VEX_LEN_TABLE (VEX_LEN_0F53_P_1) }, | |
7c52e0e8 L |
4854 | }, |
4855 | ||
592a252b | 4856 | /* PREFIX_VEX_0F58 */ |
7c52e0e8 | 4857 | { |
592a252b L |
4858 | { VEX_W_TABLE (VEX_W_0F58_P_0) }, |
4859 | { VEX_LEN_TABLE (VEX_LEN_0F58_P_1) }, | |
4860 | { VEX_W_TABLE (VEX_W_0F58_P_2) }, | |
4861 | { VEX_LEN_TABLE (VEX_LEN_0F58_P_3) }, | |
7c52e0e8 L |
4862 | }, |
4863 | ||
592a252b | 4864 | /* PREFIX_VEX_0F59 */ |
7c52e0e8 | 4865 | { |
592a252b L |
4866 | { VEX_W_TABLE (VEX_W_0F59_P_0) }, |
4867 | { VEX_LEN_TABLE (VEX_LEN_0F59_P_1) }, | |
4868 | { VEX_W_TABLE (VEX_W_0F59_P_2) }, | |
4869 | { VEX_LEN_TABLE (VEX_LEN_0F59_P_3) }, | |
7c52e0e8 L |
4870 | }, |
4871 | ||
592a252b | 4872 | /* PREFIX_VEX_0F5A */ |
7c52e0e8 | 4873 | { |
592a252b L |
4874 | { VEX_W_TABLE (VEX_W_0F5A_P_0) }, |
4875 | { VEX_LEN_TABLE (VEX_LEN_0F5A_P_1) }, | |
bf890a93 | 4876 | { "vcvtpd2ps%XY", { XMM, EXx }, 0 }, |
592a252b | 4877 | { VEX_LEN_TABLE (VEX_LEN_0F5A_P_3) }, |
7c52e0e8 L |
4878 | }, |
4879 | ||
592a252b | 4880 | /* PREFIX_VEX_0F5B */ |
7c52e0e8 | 4881 | { |
592a252b L |
4882 | { VEX_W_TABLE (VEX_W_0F5B_P_0) }, |
4883 | { VEX_W_TABLE (VEX_W_0F5B_P_1) }, | |
4884 | { VEX_W_TABLE (VEX_W_0F5B_P_2) }, | |
7c52e0e8 L |
4885 | }, |
4886 | ||
592a252b | 4887 | /* PREFIX_VEX_0F5C */ |
7c52e0e8 | 4888 | { |
592a252b L |
4889 | { VEX_W_TABLE (VEX_W_0F5C_P_0) }, |
4890 | { VEX_LEN_TABLE (VEX_LEN_0F5C_P_1) }, | |
4891 | { VEX_W_TABLE (VEX_W_0F5C_P_2) }, | |
4892 | { VEX_LEN_TABLE (VEX_LEN_0F5C_P_3) }, | |
7c52e0e8 L |
4893 | }, |
4894 | ||
592a252b | 4895 | /* PREFIX_VEX_0F5D */ |
7c52e0e8 | 4896 | { |
592a252b L |
4897 | { VEX_W_TABLE (VEX_W_0F5D_P_0) }, |
4898 | { VEX_LEN_TABLE (VEX_LEN_0F5D_P_1) }, | |
4899 | { VEX_W_TABLE (VEX_W_0F5D_P_2) }, | |
4900 | { VEX_LEN_TABLE (VEX_LEN_0F5D_P_3) }, | |
7c52e0e8 L |
4901 | }, |
4902 | ||
592a252b | 4903 | /* PREFIX_VEX_0F5E */ |
7c52e0e8 | 4904 | { |
592a252b L |
4905 | { VEX_W_TABLE (VEX_W_0F5E_P_0) }, |
4906 | { VEX_LEN_TABLE (VEX_LEN_0F5E_P_1) }, | |
4907 | { VEX_W_TABLE (VEX_W_0F5E_P_2) }, | |
4908 | { VEX_LEN_TABLE (VEX_LEN_0F5E_P_3) }, | |
7c52e0e8 L |
4909 | }, |
4910 | ||
592a252b | 4911 | /* PREFIX_VEX_0F5F */ |
7c52e0e8 | 4912 | { |
592a252b L |
4913 | { VEX_W_TABLE (VEX_W_0F5F_P_0) }, |
4914 | { VEX_LEN_TABLE (VEX_LEN_0F5F_P_1) }, | |
4915 | { VEX_W_TABLE (VEX_W_0F5F_P_2) }, | |
4916 | { VEX_LEN_TABLE (VEX_LEN_0F5F_P_3) }, | |
7c52e0e8 L |
4917 | }, |
4918 | ||
592a252b | 4919 | /* PREFIX_VEX_0F60 */ |
7c52e0e8 | 4920 | { |
592d1631 L |
4921 | { Bad_Opcode }, |
4922 | { Bad_Opcode }, | |
6c30d220 | 4923 | { VEX_W_TABLE (VEX_W_0F60_P_2) }, |
7c52e0e8 L |
4924 | }, |
4925 | ||
592a252b | 4926 | /* PREFIX_VEX_0F61 */ |
7c52e0e8 | 4927 | { |
592d1631 L |
4928 | { Bad_Opcode }, |
4929 | { Bad_Opcode }, | |
6c30d220 | 4930 | { VEX_W_TABLE (VEX_W_0F61_P_2) }, |
7c52e0e8 L |
4931 | }, |
4932 | ||
592a252b | 4933 | /* PREFIX_VEX_0F62 */ |
7c52e0e8 | 4934 | { |
592d1631 L |
4935 | { Bad_Opcode }, |
4936 | { Bad_Opcode }, | |
6c30d220 | 4937 | { VEX_W_TABLE (VEX_W_0F62_P_2) }, |
7c52e0e8 L |
4938 | }, |
4939 | ||
592a252b | 4940 | /* PREFIX_VEX_0F63 */ |
7c52e0e8 | 4941 | { |
592d1631 L |
4942 | { Bad_Opcode }, |
4943 | { Bad_Opcode }, | |
6c30d220 | 4944 | { VEX_W_TABLE (VEX_W_0F63_P_2) }, |
7c52e0e8 L |
4945 | }, |
4946 | ||
592a252b | 4947 | /* PREFIX_VEX_0F64 */ |
7c52e0e8 | 4948 | { |
592d1631 L |
4949 | { Bad_Opcode }, |
4950 | { Bad_Opcode }, | |
6c30d220 | 4951 | { VEX_W_TABLE (VEX_W_0F64_P_2) }, |
7c52e0e8 L |
4952 | }, |
4953 | ||
592a252b | 4954 | /* PREFIX_VEX_0F65 */ |
7c52e0e8 | 4955 | { |
592d1631 L |
4956 | { Bad_Opcode }, |
4957 | { Bad_Opcode }, | |
6c30d220 | 4958 | { VEX_W_TABLE (VEX_W_0F65_P_2) }, |
7c52e0e8 L |
4959 | }, |
4960 | ||
592a252b | 4961 | /* PREFIX_VEX_0F66 */ |
7c52e0e8 | 4962 | { |
592d1631 L |
4963 | { Bad_Opcode }, |
4964 | { Bad_Opcode }, | |
6c30d220 | 4965 | { VEX_W_TABLE (VEX_W_0F66_P_2) }, |
7c52e0e8 | 4966 | }, |
6439fc28 | 4967 | |
592a252b | 4968 | /* PREFIX_VEX_0F67 */ |
331d2d0d | 4969 | { |
592d1631 L |
4970 | { Bad_Opcode }, |
4971 | { Bad_Opcode }, | |
6c30d220 | 4972 | { VEX_W_TABLE (VEX_W_0F67_P_2) }, |
c0f3af97 L |
4973 | }, |
4974 | ||
592a252b | 4975 | /* PREFIX_VEX_0F68 */ |
c0f3af97 | 4976 | { |
592d1631 L |
4977 | { Bad_Opcode }, |
4978 | { Bad_Opcode }, | |
6c30d220 | 4979 | { VEX_W_TABLE (VEX_W_0F68_P_2) }, |
c0f3af97 L |
4980 | }, |
4981 | ||
592a252b | 4982 | /* PREFIX_VEX_0F69 */ |
c0f3af97 | 4983 | { |
592d1631 L |
4984 | { Bad_Opcode }, |
4985 | { Bad_Opcode }, | |
6c30d220 | 4986 | { VEX_W_TABLE (VEX_W_0F69_P_2) }, |
c0f3af97 L |
4987 | }, |
4988 | ||
592a252b | 4989 | /* PREFIX_VEX_0F6A */ |
c0f3af97 | 4990 | { |
592d1631 L |
4991 | { Bad_Opcode }, |
4992 | { Bad_Opcode }, | |
6c30d220 | 4993 | { VEX_W_TABLE (VEX_W_0F6A_P_2) }, |
c0f3af97 L |
4994 | }, |
4995 | ||
592a252b | 4996 | /* PREFIX_VEX_0F6B */ |
c0f3af97 | 4997 | { |
592d1631 L |
4998 | { Bad_Opcode }, |
4999 | { Bad_Opcode }, | |
6c30d220 | 5000 | { VEX_W_TABLE (VEX_W_0F6B_P_2) }, |
c0f3af97 L |
5001 | }, |
5002 | ||
592a252b | 5003 | /* PREFIX_VEX_0F6C */ |
c0f3af97 | 5004 | { |
592d1631 L |
5005 | { Bad_Opcode }, |
5006 | { Bad_Opcode }, | |
6c30d220 | 5007 | { VEX_W_TABLE (VEX_W_0F6C_P_2) }, |
c0f3af97 L |
5008 | }, |
5009 | ||
592a252b | 5010 | /* PREFIX_VEX_0F6D */ |
c0f3af97 | 5011 | { |
592d1631 L |
5012 | { Bad_Opcode }, |
5013 | { Bad_Opcode }, | |
6c30d220 | 5014 | { VEX_W_TABLE (VEX_W_0F6D_P_2) }, |
c0f3af97 L |
5015 | }, |
5016 | ||
592a252b | 5017 | /* PREFIX_VEX_0F6E */ |
c0f3af97 | 5018 | { |
592d1631 L |
5019 | { Bad_Opcode }, |
5020 | { Bad_Opcode }, | |
592a252b | 5021 | { VEX_LEN_TABLE (VEX_LEN_0F6E_P_2) }, |
c0f3af97 L |
5022 | }, |
5023 | ||
592a252b | 5024 | /* PREFIX_VEX_0F6F */ |
c0f3af97 | 5025 | { |
592d1631 | 5026 | { Bad_Opcode }, |
592a252b L |
5027 | { VEX_W_TABLE (VEX_W_0F6F_P_1) }, |
5028 | { VEX_W_TABLE (VEX_W_0F6F_P_2) }, | |
c0f3af97 L |
5029 | }, |
5030 | ||
592a252b | 5031 | /* PREFIX_VEX_0F70 */ |
c0f3af97 | 5032 | { |
592d1631 | 5033 | { Bad_Opcode }, |
6c30d220 L |
5034 | { VEX_W_TABLE (VEX_W_0F70_P_1) }, |
5035 | { VEX_W_TABLE (VEX_W_0F70_P_2) }, | |
5036 | { VEX_W_TABLE (VEX_W_0F70_P_3) }, | |
c0f3af97 L |
5037 | }, |
5038 | ||
592a252b | 5039 | /* PREFIX_VEX_0F71_REG_2 */ |
c0f3af97 | 5040 | { |
592d1631 L |
5041 | { Bad_Opcode }, |
5042 | { Bad_Opcode }, | |
6c30d220 | 5043 | { VEX_W_TABLE (VEX_W_0F71_R_2_P_2) }, |
c0f3af97 L |
5044 | }, |
5045 | ||
592a252b | 5046 | /* PREFIX_VEX_0F71_REG_4 */ |
c0f3af97 | 5047 | { |
592d1631 L |
5048 | { Bad_Opcode }, |
5049 | { Bad_Opcode }, | |
6c30d220 | 5050 | { VEX_W_TABLE (VEX_W_0F71_R_4_P_2) }, |
c0f3af97 L |
5051 | }, |
5052 | ||
592a252b | 5053 | /* PREFIX_VEX_0F71_REG_6 */ |
c0f3af97 | 5054 | { |
592d1631 L |
5055 | { Bad_Opcode }, |
5056 | { Bad_Opcode }, | |
6c30d220 | 5057 | { VEX_W_TABLE (VEX_W_0F71_R_6_P_2) }, |
c0f3af97 L |
5058 | }, |
5059 | ||
592a252b | 5060 | /* PREFIX_VEX_0F72_REG_2 */ |
c0f3af97 | 5061 | { |
592d1631 L |
5062 | { Bad_Opcode }, |
5063 | { Bad_Opcode }, | |
6c30d220 | 5064 | { VEX_W_TABLE (VEX_W_0F72_R_2_P_2) }, |
c0f3af97 L |
5065 | }, |
5066 | ||
592a252b | 5067 | /* PREFIX_VEX_0F72_REG_4 */ |
c0f3af97 | 5068 | { |
592d1631 L |
5069 | { Bad_Opcode }, |
5070 | { Bad_Opcode }, | |
6c30d220 | 5071 | { VEX_W_TABLE (VEX_W_0F72_R_4_P_2) }, |
c0f3af97 L |
5072 | }, |
5073 | ||
592a252b | 5074 | /* PREFIX_VEX_0F72_REG_6 */ |
c0f3af97 | 5075 | { |
592d1631 L |
5076 | { Bad_Opcode }, |
5077 | { Bad_Opcode }, | |
6c30d220 | 5078 | { VEX_W_TABLE (VEX_W_0F72_R_6_P_2) }, |
c0f3af97 L |
5079 | }, |
5080 | ||
592a252b | 5081 | /* PREFIX_VEX_0F73_REG_2 */ |
c0f3af97 | 5082 | { |
592d1631 L |
5083 | { Bad_Opcode }, |
5084 | { Bad_Opcode }, | |
6c30d220 | 5085 | { VEX_W_TABLE (VEX_W_0F73_R_2_P_2) }, |
c0f3af97 L |
5086 | }, |
5087 | ||
592a252b | 5088 | /* PREFIX_VEX_0F73_REG_3 */ |
c0f3af97 | 5089 | { |
592d1631 L |
5090 | { Bad_Opcode }, |
5091 | { Bad_Opcode }, | |
6c30d220 | 5092 | { VEX_W_TABLE (VEX_W_0F73_R_3_P_2) }, |
c0f3af97 L |
5093 | }, |
5094 | ||
592a252b | 5095 | /* PREFIX_VEX_0F73_REG_6 */ |
c0f3af97 | 5096 | { |
592d1631 L |
5097 | { Bad_Opcode }, |
5098 | { Bad_Opcode }, | |
6c30d220 | 5099 | { VEX_W_TABLE (VEX_W_0F73_R_6_P_2) }, |
c0f3af97 L |
5100 | }, |
5101 | ||
592a252b | 5102 | /* PREFIX_VEX_0F73_REG_7 */ |
c0f3af97 | 5103 | { |
592d1631 L |
5104 | { Bad_Opcode }, |
5105 | { Bad_Opcode }, | |
6c30d220 | 5106 | { VEX_W_TABLE (VEX_W_0F73_R_7_P_2) }, |
c0f3af97 L |
5107 | }, |
5108 | ||
592a252b | 5109 | /* PREFIX_VEX_0F74 */ |
c0f3af97 | 5110 | { |
592d1631 L |
5111 | { Bad_Opcode }, |
5112 | { Bad_Opcode }, | |
6c30d220 | 5113 | { VEX_W_TABLE (VEX_W_0F74_P_2) }, |
c0f3af97 L |
5114 | }, |
5115 | ||
592a252b | 5116 | /* PREFIX_VEX_0F75 */ |
c0f3af97 | 5117 | { |
592d1631 L |
5118 | { Bad_Opcode }, |
5119 | { Bad_Opcode }, | |
6c30d220 | 5120 | { VEX_W_TABLE (VEX_W_0F75_P_2) }, |
c0f3af97 L |
5121 | }, |
5122 | ||
592a252b | 5123 | /* PREFIX_VEX_0F76 */ |
c0f3af97 | 5124 | { |
592d1631 L |
5125 | { Bad_Opcode }, |
5126 | { Bad_Opcode }, | |
6c30d220 | 5127 | { VEX_W_TABLE (VEX_W_0F76_P_2) }, |
c0f3af97 L |
5128 | }, |
5129 | ||
592a252b | 5130 | /* PREFIX_VEX_0F77 */ |
c0f3af97 | 5131 | { |
592a252b | 5132 | { VEX_W_TABLE (VEX_W_0F77_P_0) }, |
c0f3af97 L |
5133 | }, |
5134 | ||
592a252b | 5135 | /* PREFIX_VEX_0F7C */ |
c0f3af97 | 5136 | { |
592d1631 L |
5137 | { Bad_Opcode }, |
5138 | { Bad_Opcode }, | |
592a252b L |
5139 | { VEX_W_TABLE (VEX_W_0F7C_P_2) }, |
5140 | { VEX_W_TABLE (VEX_W_0F7C_P_3) }, | |
c0f3af97 L |
5141 | }, |
5142 | ||
592a252b | 5143 | /* PREFIX_VEX_0F7D */ |
c0f3af97 | 5144 | { |
592d1631 L |
5145 | { Bad_Opcode }, |
5146 | { Bad_Opcode }, | |
592a252b L |
5147 | { VEX_W_TABLE (VEX_W_0F7D_P_2) }, |
5148 | { VEX_W_TABLE (VEX_W_0F7D_P_3) }, | |
c0f3af97 L |
5149 | }, |
5150 | ||
592a252b | 5151 | /* PREFIX_VEX_0F7E */ |
c0f3af97 | 5152 | { |
592d1631 | 5153 | { Bad_Opcode }, |
592a252b L |
5154 | { VEX_LEN_TABLE (VEX_LEN_0F7E_P_1) }, |
5155 | { VEX_LEN_TABLE (VEX_LEN_0F7E_P_2) }, | |
c0f3af97 L |
5156 | }, |
5157 | ||
592a252b | 5158 | /* PREFIX_VEX_0F7F */ |
c0f3af97 | 5159 | { |
592d1631 | 5160 | { Bad_Opcode }, |
592a252b L |
5161 | { VEX_W_TABLE (VEX_W_0F7F_P_1) }, |
5162 | { VEX_W_TABLE (VEX_W_0F7F_P_2) }, | |
c0f3af97 L |
5163 | }, |
5164 | ||
43234a1e L |
5165 | /* PREFIX_VEX_0F90 */ |
5166 | { | |
5167 | { VEX_LEN_TABLE (VEX_LEN_0F90_P_0) }, | |
1ba585e8 IT |
5168 | { Bad_Opcode }, |
5169 | { VEX_LEN_TABLE (VEX_LEN_0F90_P_2) }, | |
43234a1e L |
5170 | }, |
5171 | ||
5172 | /* PREFIX_VEX_0F91 */ | |
5173 | { | |
5174 | { VEX_LEN_TABLE (VEX_LEN_0F91_P_0) }, | |
1ba585e8 IT |
5175 | { Bad_Opcode }, |
5176 | { VEX_LEN_TABLE (VEX_LEN_0F91_P_2) }, | |
43234a1e L |
5177 | }, |
5178 | ||
5179 | /* PREFIX_VEX_0F92 */ | |
5180 | { | |
5181 | { VEX_LEN_TABLE (VEX_LEN_0F92_P_0) }, | |
1ba585e8 | 5182 | { Bad_Opcode }, |
90a915bf | 5183 | { VEX_LEN_TABLE (VEX_LEN_0F92_P_2) }, |
1ba585e8 | 5184 | { VEX_LEN_TABLE (VEX_LEN_0F92_P_3) }, |
43234a1e L |
5185 | }, |
5186 | ||
5187 | /* PREFIX_VEX_0F93 */ | |
5188 | { | |
5189 | { VEX_LEN_TABLE (VEX_LEN_0F93_P_0) }, | |
1ba585e8 | 5190 | { Bad_Opcode }, |
90a915bf | 5191 | { VEX_LEN_TABLE (VEX_LEN_0F93_P_2) }, |
1ba585e8 | 5192 | { VEX_LEN_TABLE (VEX_LEN_0F93_P_3) }, |
43234a1e L |
5193 | }, |
5194 | ||
5195 | /* PREFIX_VEX_0F98 */ | |
5196 | { | |
5197 | { VEX_LEN_TABLE (VEX_LEN_0F98_P_0) }, | |
1ba585e8 IT |
5198 | { Bad_Opcode }, |
5199 | { VEX_LEN_TABLE (VEX_LEN_0F98_P_2) }, | |
5200 | }, | |
5201 | ||
5202 | /* PREFIX_VEX_0F99 */ | |
5203 | { | |
5204 | { VEX_LEN_TABLE (VEX_LEN_0F99_P_0) }, | |
5205 | { Bad_Opcode }, | |
5206 | { VEX_LEN_TABLE (VEX_LEN_0F99_P_2) }, | |
43234a1e L |
5207 | }, |
5208 | ||
592a252b | 5209 | /* PREFIX_VEX_0FC2 */ |
c0f3af97 | 5210 | { |
592a252b L |
5211 | { VEX_W_TABLE (VEX_W_0FC2_P_0) }, |
5212 | { VEX_LEN_TABLE (VEX_LEN_0FC2_P_1) }, | |
5213 | { VEX_W_TABLE (VEX_W_0FC2_P_2) }, | |
5214 | { VEX_LEN_TABLE (VEX_LEN_0FC2_P_3) }, | |
c0f3af97 L |
5215 | }, |
5216 | ||
592a252b | 5217 | /* PREFIX_VEX_0FC4 */ |
c0f3af97 | 5218 | { |
592d1631 L |
5219 | { Bad_Opcode }, |
5220 | { Bad_Opcode }, | |
592a252b | 5221 | { VEX_LEN_TABLE (VEX_LEN_0FC4_P_2) }, |
c0f3af97 L |
5222 | }, |
5223 | ||
592a252b | 5224 | /* PREFIX_VEX_0FC5 */ |
c0f3af97 | 5225 | { |
592d1631 L |
5226 | { Bad_Opcode }, |
5227 | { Bad_Opcode }, | |
592a252b | 5228 | { VEX_LEN_TABLE (VEX_LEN_0FC5_P_2) }, |
c0f3af97 L |
5229 | }, |
5230 | ||
592a252b | 5231 | /* PREFIX_VEX_0FD0 */ |
c0f3af97 | 5232 | { |
592d1631 L |
5233 | { Bad_Opcode }, |
5234 | { Bad_Opcode }, | |
592a252b L |
5235 | { VEX_W_TABLE (VEX_W_0FD0_P_2) }, |
5236 | { VEX_W_TABLE (VEX_W_0FD0_P_3) }, | |
c0f3af97 L |
5237 | }, |
5238 | ||
592a252b | 5239 | /* PREFIX_VEX_0FD1 */ |
c0f3af97 | 5240 | { |
592d1631 L |
5241 | { Bad_Opcode }, |
5242 | { Bad_Opcode }, | |
6c30d220 | 5243 | { VEX_W_TABLE (VEX_W_0FD1_P_2) }, |
c0f3af97 L |
5244 | }, |
5245 | ||
592a252b | 5246 | /* PREFIX_VEX_0FD2 */ |
c0f3af97 | 5247 | { |
592d1631 L |
5248 | { Bad_Opcode }, |
5249 | { Bad_Opcode }, | |
6c30d220 | 5250 | { VEX_W_TABLE (VEX_W_0FD2_P_2) }, |
c0f3af97 L |
5251 | }, |
5252 | ||
592a252b | 5253 | /* PREFIX_VEX_0FD3 */ |
c0f3af97 | 5254 | { |
592d1631 L |
5255 | { Bad_Opcode }, |
5256 | { Bad_Opcode }, | |
6c30d220 | 5257 | { VEX_W_TABLE (VEX_W_0FD3_P_2) }, |
c0f3af97 L |
5258 | }, |
5259 | ||
592a252b | 5260 | /* PREFIX_VEX_0FD4 */ |
c0f3af97 | 5261 | { |
592d1631 L |
5262 | { Bad_Opcode }, |
5263 | { Bad_Opcode }, | |
6c30d220 | 5264 | { VEX_W_TABLE (VEX_W_0FD4_P_2) }, |
c0f3af97 L |
5265 | }, |
5266 | ||
592a252b | 5267 | /* PREFIX_VEX_0FD5 */ |
c0f3af97 | 5268 | { |
592d1631 L |
5269 | { Bad_Opcode }, |
5270 | { Bad_Opcode }, | |
6c30d220 | 5271 | { VEX_W_TABLE (VEX_W_0FD5_P_2) }, |
c0f3af97 L |
5272 | }, |
5273 | ||
592a252b | 5274 | /* PREFIX_VEX_0FD6 */ |
c0f3af97 | 5275 | { |
592d1631 L |
5276 | { Bad_Opcode }, |
5277 | { Bad_Opcode }, | |
592a252b | 5278 | { VEX_LEN_TABLE (VEX_LEN_0FD6_P_2) }, |
c0f3af97 L |
5279 | }, |
5280 | ||
592a252b | 5281 | /* PREFIX_VEX_0FD7 */ |
c0f3af97 | 5282 | { |
592d1631 L |
5283 | { Bad_Opcode }, |
5284 | { Bad_Opcode }, | |
592a252b | 5285 | { MOD_TABLE (MOD_VEX_0FD7_PREFIX_2) }, |
c0f3af97 L |
5286 | }, |
5287 | ||
592a252b | 5288 | /* PREFIX_VEX_0FD8 */ |
c0f3af97 | 5289 | { |
592d1631 L |
5290 | { Bad_Opcode }, |
5291 | { Bad_Opcode }, | |
6c30d220 | 5292 | { VEX_W_TABLE (VEX_W_0FD8_P_2) }, |
c0f3af97 L |
5293 | }, |
5294 | ||
592a252b | 5295 | /* PREFIX_VEX_0FD9 */ |
c0f3af97 | 5296 | { |
592d1631 L |
5297 | { Bad_Opcode }, |
5298 | { Bad_Opcode }, | |
6c30d220 | 5299 | { VEX_W_TABLE (VEX_W_0FD9_P_2) }, |
c0f3af97 L |
5300 | }, |
5301 | ||
592a252b | 5302 | /* PREFIX_VEX_0FDA */ |
c0f3af97 | 5303 | { |
592d1631 L |
5304 | { Bad_Opcode }, |
5305 | { Bad_Opcode }, | |
6c30d220 | 5306 | { VEX_W_TABLE (VEX_W_0FDA_P_2) }, |
c0f3af97 L |
5307 | }, |
5308 | ||
592a252b | 5309 | /* PREFIX_VEX_0FDB */ |
c0f3af97 | 5310 | { |
592d1631 L |
5311 | { Bad_Opcode }, |
5312 | { Bad_Opcode }, | |
6c30d220 | 5313 | { VEX_W_TABLE (VEX_W_0FDB_P_2) }, |
c0f3af97 L |
5314 | }, |
5315 | ||
592a252b | 5316 | /* PREFIX_VEX_0FDC */ |
c0f3af97 | 5317 | { |
592d1631 L |
5318 | { Bad_Opcode }, |
5319 | { Bad_Opcode }, | |
6c30d220 | 5320 | { VEX_W_TABLE (VEX_W_0FDC_P_2) }, |
c0f3af97 L |
5321 | }, |
5322 | ||
592a252b | 5323 | /* PREFIX_VEX_0FDD */ |
c0f3af97 | 5324 | { |
592d1631 L |
5325 | { Bad_Opcode }, |
5326 | { Bad_Opcode }, | |
6c30d220 | 5327 | { VEX_W_TABLE (VEX_W_0FDD_P_2) }, |
c0f3af97 L |
5328 | }, |
5329 | ||
592a252b | 5330 | /* PREFIX_VEX_0FDE */ |
c0f3af97 | 5331 | { |
592d1631 L |
5332 | { Bad_Opcode }, |
5333 | { Bad_Opcode }, | |
6c30d220 | 5334 | { VEX_W_TABLE (VEX_W_0FDE_P_2) }, |
c0f3af97 L |
5335 | }, |
5336 | ||
592a252b | 5337 | /* PREFIX_VEX_0FDF */ |
c0f3af97 | 5338 | { |
592d1631 L |
5339 | { Bad_Opcode }, |
5340 | { Bad_Opcode }, | |
6c30d220 | 5341 | { VEX_W_TABLE (VEX_W_0FDF_P_2) }, |
c0f3af97 L |
5342 | }, |
5343 | ||
592a252b | 5344 | /* PREFIX_VEX_0FE0 */ |
c0f3af97 | 5345 | { |
592d1631 L |
5346 | { Bad_Opcode }, |
5347 | { Bad_Opcode }, | |
6c30d220 | 5348 | { VEX_W_TABLE (VEX_W_0FE0_P_2) }, |
c0f3af97 L |
5349 | }, |
5350 | ||
592a252b | 5351 | /* PREFIX_VEX_0FE1 */ |
c0f3af97 | 5352 | { |
592d1631 L |
5353 | { Bad_Opcode }, |
5354 | { Bad_Opcode }, | |
6c30d220 | 5355 | { VEX_W_TABLE (VEX_W_0FE1_P_2) }, |
c0f3af97 L |
5356 | }, |
5357 | ||
592a252b | 5358 | /* PREFIX_VEX_0FE2 */ |
c0f3af97 | 5359 | { |
592d1631 L |
5360 | { Bad_Opcode }, |
5361 | { Bad_Opcode }, | |
6c30d220 | 5362 | { VEX_W_TABLE (VEX_W_0FE2_P_2) }, |
c0f3af97 L |
5363 | }, |
5364 | ||
592a252b | 5365 | /* PREFIX_VEX_0FE3 */ |
c0f3af97 | 5366 | { |
592d1631 L |
5367 | { Bad_Opcode }, |
5368 | { Bad_Opcode }, | |
6c30d220 | 5369 | { VEX_W_TABLE (VEX_W_0FE3_P_2) }, |
c0f3af97 L |
5370 | }, |
5371 | ||
592a252b | 5372 | /* PREFIX_VEX_0FE4 */ |
c0f3af97 | 5373 | { |
592d1631 L |
5374 | { Bad_Opcode }, |
5375 | { Bad_Opcode }, | |
6c30d220 | 5376 | { VEX_W_TABLE (VEX_W_0FE4_P_2) }, |
c0f3af97 L |
5377 | }, |
5378 | ||
592a252b | 5379 | /* PREFIX_VEX_0FE5 */ |
c0f3af97 | 5380 | { |
592d1631 L |
5381 | { Bad_Opcode }, |
5382 | { Bad_Opcode }, | |
6c30d220 | 5383 | { VEX_W_TABLE (VEX_W_0FE5_P_2) }, |
c0f3af97 L |
5384 | }, |
5385 | ||
592a252b | 5386 | /* PREFIX_VEX_0FE6 */ |
c0f3af97 | 5387 | { |
592d1631 | 5388 | { Bad_Opcode }, |
592a252b L |
5389 | { VEX_W_TABLE (VEX_W_0FE6_P_1) }, |
5390 | { VEX_W_TABLE (VEX_W_0FE6_P_2) }, | |
5391 | { VEX_W_TABLE (VEX_W_0FE6_P_3) }, | |
c0f3af97 L |
5392 | }, |
5393 | ||
592a252b | 5394 | /* PREFIX_VEX_0FE7 */ |
c0f3af97 | 5395 | { |
592d1631 L |
5396 | { Bad_Opcode }, |
5397 | { Bad_Opcode }, | |
592a252b | 5398 | { MOD_TABLE (MOD_VEX_0FE7_PREFIX_2) }, |
c0f3af97 L |
5399 | }, |
5400 | ||
592a252b | 5401 | /* PREFIX_VEX_0FE8 */ |
c0f3af97 | 5402 | { |
592d1631 L |
5403 | { Bad_Opcode }, |
5404 | { Bad_Opcode }, | |
6c30d220 | 5405 | { VEX_W_TABLE (VEX_W_0FE8_P_2) }, |
c0f3af97 L |
5406 | }, |
5407 | ||
592a252b | 5408 | /* PREFIX_VEX_0FE9 */ |
c0f3af97 | 5409 | { |
592d1631 L |
5410 | { Bad_Opcode }, |
5411 | { Bad_Opcode }, | |
6c30d220 | 5412 | { VEX_W_TABLE (VEX_W_0FE9_P_2) }, |
c0f3af97 L |
5413 | }, |
5414 | ||
592a252b | 5415 | /* PREFIX_VEX_0FEA */ |
c0f3af97 | 5416 | { |
592d1631 L |
5417 | { Bad_Opcode }, |
5418 | { Bad_Opcode }, | |
6c30d220 | 5419 | { VEX_W_TABLE (VEX_W_0FEA_P_2) }, |
c0f3af97 L |
5420 | }, |
5421 | ||
592a252b | 5422 | /* PREFIX_VEX_0FEB */ |
c0f3af97 | 5423 | { |
592d1631 L |
5424 | { Bad_Opcode }, |
5425 | { Bad_Opcode }, | |
6c30d220 | 5426 | { VEX_W_TABLE (VEX_W_0FEB_P_2) }, |
c0f3af97 L |
5427 | }, |
5428 | ||
592a252b | 5429 | /* PREFIX_VEX_0FEC */ |
c0f3af97 | 5430 | { |
592d1631 L |
5431 | { Bad_Opcode }, |
5432 | { Bad_Opcode }, | |
6c30d220 | 5433 | { VEX_W_TABLE (VEX_W_0FEC_P_2) }, |
c0f3af97 L |
5434 | }, |
5435 | ||
592a252b | 5436 | /* PREFIX_VEX_0FED */ |
c0f3af97 | 5437 | { |
592d1631 L |
5438 | { Bad_Opcode }, |
5439 | { Bad_Opcode }, | |
6c30d220 | 5440 | { VEX_W_TABLE (VEX_W_0FED_P_2) }, |
c0f3af97 L |
5441 | }, |
5442 | ||
592a252b | 5443 | /* PREFIX_VEX_0FEE */ |
c0f3af97 | 5444 | { |
592d1631 L |
5445 | { Bad_Opcode }, |
5446 | { Bad_Opcode }, | |
6c30d220 | 5447 | { VEX_W_TABLE (VEX_W_0FEE_P_2) }, |
c0f3af97 L |
5448 | }, |
5449 | ||
592a252b | 5450 | /* PREFIX_VEX_0FEF */ |
c0f3af97 | 5451 | { |
592d1631 L |
5452 | { Bad_Opcode }, |
5453 | { Bad_Opcode }, | |
6c30d220 | 5454 | { VEX_W_TABLE (VEX_W_0FEF_P_2) }, |
c0f3af97 L |
5455 | }, |
5456 | ||
592a252b | 5457 | /* PREFIX_VEX_0FF0 */ |
c0f3af97 | 5458 | { |
592d1631 L |
5459 | { Bad_Opcode }, |
5460 | { Bad_Opcode }, | |
5461 | { Bad_Opcode }, | |
592a252b | 5462 | { MOD_TABLE (MOD_VEX_0FF0_PREFIX_3) }, |
c0f3af97 L |
5463 | }, |
5464 | ||
592a252b | 5465 | /* PREFIX_VEX_0FF1 */ |
c0f3af97 | 5466 | { |
592d1631 L |
5467 | { Bad_Opcode }, |
5468 | { Bad_Opcode }, | |
6c30d220 | 5469 | { VEX_W_TABLE (VEX_W_0FF1_P_2) }, |
c0f3af97 L |
5470 | }, |
5471 | ||
592a252b | 5472 | /* PREFIX_VEX_0FF2 */ |
c0f3af97 | 5473 | { |
592d1631 L |
5474 | { Bad_Opcode }, |
5475 | { Bad_Opcode }, | |
6c30d220 | 5476 | { VEX_W_TABLE (VEX_W_0FF2_P_2) }, |
c0f3af97 L |
5477 | }, |
5478 | ||
592a252b | 5479 | /* PREFIX_VEX_0FF3 */ |
c0f3af97 | 5480 | { |
592d1631 L |
5481 | { Bad_Opcode }, |
5482 | { Bad_Opcode }, | |
6c30d220 | 5483 | { VEX_W_TABLE (VEX_W_0FF3_P_2) }, |
c0f3af97 L |
5484 | }, |
5485 | ||
592a252b | 5486 | /* PREFIX_VEX_0FF4 */ |
c0f3af97 | 5487 | { |
592d1631 L |
5488 | { Bad_Opcode }, |
5489 | { Bad_Opcode }, | |
6c30d220 | 5490 | { VEX_W_TABLE (VEX_W_0FF4_P_2) }, |
c0f3af97 L |
5491 | }, |
5492 | ||
592a252b | 5493 | /* PREFIX_VEX_0FF5 */ |
c0f3af97 | 5494 | { |
592d1631 L |
5495 | { Bad_Opcode }, |
5496 | { Bad_Opcode }, | |
6c30d220 | 5497 | { VEX_W_TABLE (VEX_W_0FF5_P_2) }, |
c0f3af97 L |
5498 | }, |
5499 | ||
592a252b | 5500 | /* PREFIX_VEX_0FF6 */ |
c0f3af97 | 5501 | { |
592d1631 L |
5502 | { Bad_Opcode }, |
5503 | { Bad_Opcode }, | |
6c30d220 | 5504 | { VEX_W_TABLE (VEX_W_0FF6_P_2) }, |
c0f3af97 L |
5505 | }, |
5506 | ||
592a252b | 5507 | /* PREFIX_VEX_0FF7 */ |
c0f3af97 | 5508 | { |
592d1631 L |
5509 | { Bad_Opcode }, |
5510 | { Bad_Opcode }, | |
592a252b | 5511 | { VEX_LEN_TABLE (VEX_LEN_0FF7_P_2) }, |
c0f3af97 L |
5512 | }, |
5513 | ||
592a252b | 5514 | /* PREFIX_VEX_0FF8 */ |
c0f3af97 | 5515 | { |
592d1631 L |
5516 | { Bad_Opcode }, |
5517 | { Bad_Opcode }, | |
6c30d220 | 5518 | { VEX_W_TABLE (VEX_W_0FF8_P_2) }, |
c0f3af97 L |
5519 | }, |
5520 | ||
592a252b | 5521 | /* PREFIX_VEX_0FF9 */ |
c0f3af97 | 5522 | { |
592d1631 L |
5523 | { Bad_Opcode }, |
5524 | { Bad_Opcode }, | |
6c30d220 | 5525 | { VEX_W_TABLE (VEX_W_0FF9_P_2) }, |
c0f3af97 L |
5526 | }, |
5527 | ||
592a252b | 5528 | /* PREFIX_VEX_0FFA */ |
c0f3af97 | 5529 | { |
592d1631 L |
5530 | { Bad_Opcode }, |
5531 | { Bad_Opcode }, | |
6c30d220 | 5532 | { VEX_W_TABLE (VEX_W_0FFA_P_2) }, |
c0f3af97 L |
5533 | }, |
5534 | ||
592a252b | 5535 | /* PREFIX_VEX_0FFB */ |
c0f3af97 | 5536 | { |
592d1631 L |
5537 | { Bad_Opcode }, |
5538 | { Bad_Opcode }, | |
6c30d220 | 5539 | { VEX_W_TABLE (VEX_W_0FFB_P_2) }, |
c0f3af97 L |
5540 | }, |
5541 | ||
592a252b | 5542 | /* PREFIX_VEX_0FFC */ |
c0f3af97 | 5543 | { |
592d1631 L |
5544 | { Bad_Opcode }, |
5545 | { Bad_Opcode }, | |
6c30d220 | 5546 | { VEX_W_TABLE (VEX_W_0FFC_P_2) }, |
c0f3af97 L |
5547 | }, |
5548 | ||
592a252b | 5549 | /* PREFIX_VEX_0FFD */ |
c0f3af97 | 5550 | { |
592d1631 L |
5551 | { Bad_Opcode }, |
5552 | { Bad_Opcode }, | |
6c30d220 | 5553 | { VEX_W_TABLE (VEX_W_0FFD_P_2) }, |
c0f3af97 L |
5554 | }, |
5555 | ||
592a252b | 5556 | /* PREFIX_VEX_0FFE */ |
c0f3af97 | 5557 | { |
592d1631 L |
5558 | { Bad_Opcode }, |
5559 | { Bad_Opcode }, | |
6c30d220 | 5560 | { VEX_W_TABLE (VEX_W_0FFE_P_2) }, |
c0f3af97 L |
5561 | }, |
5562 | ||
592a252b | 5563 | /* PREFIX_VEX_0F3800 */ |
c0f3af97 | 5564 | { |
592d1631 L |
5565 | { Bad_Opcode }, |
5566 | { Bad_Opcode }, | |
6c30d220 | 5567 | { VEX_W_TABLE (VEX_W_0F3800_P_2) }, |
c0f3af97 L |
5568 | }, |
5569 | ||
592a252b | 5570 | /* PREFIX_VEX_0F3801 */ |
c0f3af97 | 5571 | { |
592d1631 L |
5572 | { Bad_Opcode }, |
5573 | { Bad_Opcode }, | |
6c30d220 | 5574 | { VEX_W_TABLE (VEX_W_0F3801_P_2) }, |
c0f3af97 L |
5575 | }, |
5576 | ||
592a252b | 5577 | /* PREFIX_VEX_0F3802 */ |
c0f3af97 | 5578 | { |
592d1631 L |
5579 | { Bad_Opcode }, |
5580 | { Bad_Opcode }, | |
6c30d220 | 5581 | { VEX_W_TABLE (VEX_W_0F3802_P_2) }, |
c0f3af97 L |
5582 | }, |
5583 | ||
592a252b | 5584 | /* PREFIX_VEX_0F3803 */ |
c0f3af97 | 5585 | { |
592d1631 L |
5586 | { Bad_Opcode }, |
5587 | { Bad_Opcode }, | |
6c30d220 | 5588 | { VEX_W_TABLE (VEX_W_0F3803_P_2) }, |
c0f3af97 L |
5589 | }, |
5590 | ||
592a252b | 5591 | /* PREFIX_VEX_0F3804 */ |
c0f3af97 | 5592 | { |
592d1631 L |
5593 | { Bad_Opcode }, |
5594 | { Bad_Opcode }, | |
6c30d220 | 5595 | { VEX_W_TABLE (VEX_W_0F3804_P_2) }, |
c0f3af97 L |
5596 | }, |
5597 | ||
592a252b | 5598 | /* PREFIX_VEX_0F3805 */ |
c0f3af97 | 5599 | { |
592d1631 L |
5600 | { Bad_Opcode }, |
5601 | { Bad_Opcode }, | |
6c30d220 | 5602 | { VEX_W_TABLE (VEX_W_0F3805_P_2) }, |
c0f3af97 L |
5603 | }, |
5604 | ||
592a252b | 5605 | /* PREFIX_VEX_0F3806 */ |
c0f3af97 | 5606 | { |
592d1631 L |
5607 | { Bad_Opcode }, |
5608 | { Bad_Opcode }, | |
6c30d220 | 5609 | { VEX_W_TABLE (VEX_W_0F3806_P_2) }, |
c0f3af97 L |
5610 | }, |
5611 | ||
592a252b | 5612 | /* PREFIX_VEX_0F3807 */ |
c0f3af97 | 5613 | { |
592d1631 L |
5614 | { Bad_Opcode }, |
5615 | { Bad_Opcode }, | |
6c30d220 | 5616 | { VEX_W_TABLE (VEX_W_0F3807_P_2) }, |
c0f3af97 L |
5617 | }, |
5618 | ||
592a252b | 5619 | /* PREFIX_VEX_0F3808 */ |
c0f3af97 | 5620 | { |
592d1631 L |
5621 | { Bad_Opcode }, |
5622 | { Bad_Opcode }, | |
6c30d220 | 5623 | { VEX_W_TABLE (VEX_W_0F3808_P_2) }, |
c0f3af97 L |
5624 | }, |
5625 | ||
592a252b | 5626 | /* PREFIX_VEX_0F3809 */ |
c0f3af97 | 5627 | { |
592d1631 L |
5628 | { Bad_Opcode }, |
5629 | { Bad_Opcode }, | |
6c30d220 | 5630 | { VEX_W_TABLE (VEX_W_0F3809_P_2) }, |
c0f3af97 L |
5631 | }, |
5632 | ||
592a252b | 5633 | /* PREFIX_VEX_0F380A */ |
c0f3af97 | 5634 | { |
592d1631 L |
5635 | { Bad_Opcode }, |
5636 | { Bad_Opcode }, | |
6c30d220 | 5637 | { VEX_W_TABLE (VEX_W_0F380A_P_2) }, |
c0f3af97 L |
5638 | }, |
5639 | ||
592a252b | 5640 | /* PREFIX_VEX_0F380B */ |
c0f3af97 | 5641 | { |
592d1631 L |
5642 | { Bad_Opcode }, |
5643 | { Bad_Opcode }, | |
6c30d220 | 5644 | { VEX_W_TABLE (VEX_W_0F380B_P_2) }, |
c0f3af97 L |
5645 | }, |
5646 | ||
592a252b | 5647 | /* PREFIX_VEX_0F380C */ |
c0f3af97 | 5648 | { |
592d1631 L |
5649 | { Bad_Opcode }, |
5650 | { Bad_Opcode }, | |
592a252b | 5651 | { VEX_W_TABLE (VEX_W_0F380C_P_2) }, |
c0f3af97 L |
5652 | }, |
5653 | ||
592a252b | 5654 | /* PREFIX_VEX_0F380D */ |
c0f3af97 | 5655 | { |
592d1631 L |
5656 | { Bad_Opcode }, |
5657 | { Bad_Opcode }, | |
592a252b | 5658 | { VEX_W_TABLE (VEX_W_0F380D_P_2) }, |
c0f3af97 L |
5659 | }, |
5660 | ||
592a252b | 5661 | /* PREFIX_VEX_0F380E */ |
c0f3af97 | 5662 | { |
592d1631 L |
5663 | { Bad_Opcode }, |
5664 | { Bad_Opcode }, | |
592a252b | 5665 | { VEX_W_TABLE (VEX_W_0F380E_P_2) }, |
c0f3af97 L |
5666 | }, |
5667 | ||
592a252b | 5668 | /* PREFIX_VEX_0F380F */ |
c0f3af97 | 5669 | { |
592d1631 L |
5670 | { Bad_Opcode }, |
5671 | { Bad_Opcode }, | |
592a252b | 5672 | { VEX_W_TABLE (VEX_W_0F380F_P_2) }, |
c0f3af97 L |
5673 | }, |
5674 | ||
592a252b | 5675 | /* PREFIX_VEX_0F3813 */ |
c7b8aa3a L |
5676 | { |
5677 | { Bad_Opcode }, | |
5678 | { Bad_Opcode }, | |
bf890a93 | 5679 | { "vcvtph2ps", { XM, EXxmmq }, 0 }, |
c7b8aa3a L |
5680 | }, |
5681 | ||
6c30d220 L |
5682 | /* PREFIX_VEX_0F3816 */ |
5683 | { | |
5684 | { Bad_Opcode }, | |
5685 | { Bad_Opcode }, | |
5686 | { VEX_LEN_TABLE (VEX_LEN_0F3816_P_2) }, | |
5687 | }, | |
5688 | ||
592a252b | 5689 | /* PREFIX_VEX_0F3817 */ |
c0f3af97 | 5690 | { |
592d1631 L |
5691 | { Bad_Opcode }, |
5692 | { Bad_Opcode }, | |
592a252b | 5693 | { VEX_W_TABLE (VEX_W_0F3817_P_2) }, |
c0f3af97 L |
5694 | }, |
5695 | ||
592a252b | 5696 | /* PREFIX_VEX_0F3818 */ |
c0f3af97 | 5697 | { |
592d1631 L |
5698 | { Bad_Opcode }, |
5699 | { Bad_Opcode }, | |
6c30d220 | 5700 | { VEX_W_TABLE (VEX_W_0F3818_P_2) }, |
c0f3af97 L |
5701 | }, |
5702 | ||
592a252b | 5703 | /* PREFIX_VEX_0F3819 */ |
c0f3af97 | 5704 | { |
592d1631 L |
5705 | { Bad_Opcode }, |
5706 | { Bad_Opcode }, | |
6c30d220 | 5707 | { VEX_LEN_TABLE (VEX_LEN_0F3819_P_2) }, |
c0f3af97 L |
5708 | }, |
5709 | ||
592a252b | 5710 | /* PREFIX_VEX_0F381A */ |
c0f3af97 | 5711 | { |
592d1631 L |
5712 | { Bad_Opcode }, |
5713 | { Bad_Opcode }, | |
592a252b | 5714 | { MOD_TABLE (MOD_VEX_0F381A_PREFIX_2) }, |
c0f3af97 L |
5715 | }, |
5716 | ||
592a252b | 5717 | /* PREFIX_VEX_0F381C */ |
c0f3af97 | 5718 | { |
592d1631 L |
5719 | { Bad_Opcode }, |
5720 | { Bad_Opcode }, | |
6c30d220 | 5721 | { VEX_W_TABLE (VEX_W_0F381C_P_2) }, |
c0f3af97 L |
5722 | }, |
5723 | ||
592a252b | 5724 | /* PREFIX_VEX_0F381D */ |
c0f3af97 | 5725 | { |
592d1631 L |
5726 | { Bad_Opcode }, |
5727 | { Bad_Opcode }, | |
6c30d220 | 5728 | { VEX_W_TABLE (VEX_W_0F381D_P_2) }, |
c0f3af97 L |
5729 | }, |
5730 | ||
592a252b | 5731 | /* PREFIX_VEX_0F381E */ |
c0f3af97 | 5732 | { |
592d1631 L |
5733 | { Bad_Opcode }, |
5734 | { Bad_Opcode }, | |
6c30d220 | 5735 | { VEX_W_TABLE (VEX_W_0F381E_P_2) }, |
c0f3af97 L |
5736 | }, |
5737 | ||
592a252b | 5738 | /* PREFIX_VEX_0F3820 */ |
c0f3af97 | 5739 | { |
592d1631 L |
5740 | { Bad_Opcode }, |
5741 | { Bad_Opcode }, | |
6c30d220 | 5742 | { VEX_W_TABLE (VEX_W_0F3820_P_2) }, |
c0f3af97 L |
5743 | }, |
5744 | ||
592a252b | 5745 | /* PREFIX_VEX_0F3821 */ |
c0f3af97 | 5746 | { |
592d1631 L |
5747 | { Bad_Opcode }, |
5748 | { Bad_Opcode }, | |
6c30d220 | 5749 | { VEX_W_TABLE (VEX_W_0F3821_P_2) }, |
c0f3af97 L |
5750 | }, |
5751 | ||
592a252b | 5752 | /* PREFIX_VEX_0F3822 */ |
c0f3af97 | 5753 | { |
592d1631 L |
5754 | { Bad_Opcode }, |
5755 | { Bad_Opcode }, | |
6c30d220 | 5756 | { VEX_W_TABLE (VEX_W_0F3822_P_2) }, |
c0f3af97 L |
5757 | }, |
5758 | ||
592a252b | 5759 | /* PREFIX_VEX_0F3823 */ |
c0f3af97 | 5760 | { |
592d1631 L |
5761 | { Bad_Opcode }, |
5762 | { Bad_Opcode }, | |
6c30d220 | 5763 | { VEX_W_TABLE (VEX_W_0F3823_P_2) }, |
c0f3af97 L |
5764 | }, |
5765 | ||
592a252b | 5766 | /* PREFIX_VEX_0F3824 */ |
c0f3af97 | 5767 | { |
592d1631 L |
5768 | { Bad_Opcode }, |
5769 | { Bad_Opcode }, | |
6c30d220 | 5770 | { VEX_W_TABLE (VEX_W_0F3824_P_2) }, |
c0f3af97 L |
5771 | }, |
5772 | ||
592a252b | 5773 | /* PREFIX_VEX_0F3825 */ |
c0f3af97 | 5774 | { |
592d1631 L |
5775 | { Bad_Opcode }, |
5776 | { Bad_Opcode }, | |
6c30d220 | 5777 | { VEX_W_TABLE (VEX_W_0F3825_P_2) }, |
c0f3af97 L |
5778 | }, |
5779 | ||
592a252b | 5780 | /* PREFIX_VEX_0F3828 */ |
c0f3af97 | 5781 | { |
592d1631 L |
5782 | { Bad_Opcode }, |
5783 | { Bad_Opcode }, | |
6c30d220 | 5784 | { VEX_W_TABLE (VEX_W_0F3828_P_2) }, |
c0f3af97 L |
5785 | }, |
5786 | ||
592a252b | 5787 | /* PREFIX_VEX_0F3829 */ |
c0f3af97 | 5788 | { |
592d1631 L |
5789 | { Bad_Opcode }, |
5790 | { Bad_Opcode }, | |
6c30d220 | 5791 | { VEX_W_TABLE (VEX_W_0F3829_P_2) }, |
c0f3af97 L |
5792 | }, |
5793 | ||
592a252b | 5794 | /* PREFIX_VEX_0F382A */ |
c0f3af97 | 5795 | { |
592d1631 L |
5796 | { Bad_Opcode }, |
5797 | { Bad_Opcode }, | |
592a252b | 5798 | { MOD_TABLE (MOD_VEX_0F382A_PREFIX_2) }, |
c0f3af97 L |
5799 | }, |
5800 | ||
592a252b | 5801 | /* PREFIX_VEX_0F382B */ |
c0f3af97 | 5802 | { |
592d1631 L |
5803 | { Bad_Opcode }, |
5804 | { Bad_Opcode }, | |
6c30d220 | 5805 | { VEX_W_TABLE (VEX_W_0F382B_P_2) }, |
c0f3af97 L |
5806 | }, |
5807 | ||
592a252b | 5808 | /* PREFIX_VEX_0F382C */ |
c0f3af97 | 5809 | { |
592d1631 L |
5810 | { Bad_Opcode }, |
5811 | { Bad_Opcode }, | |
592a252b | 5812 | { MOD_TABLE (MOD_VEX_0F382C_PREFIX_2) }, |
c0f3af97 L |
5813 | }, |
5814 | ||
592a252b | 5815 | /* PREFIX_VEX_0F382D */ |
c0f3af97 | 5816 | { |
592d1631 L |
5817 | { Bad_Opcode }, |
5818 | { Bad_Opcode }, | |
592a252b | 5819 | { MOD_TABLE (MOD_VEX_0F382D_PREFIX_2) }, |
c0f3af97 L |
5820 | }, |
5821 | ||
592a252b | 5822 | /* PREFIX_VEX_0F382E */ |
c0f3af97 | 5823 | { |
592d1631 L |
5824 | { Bad_Opcode }, |
5825 | { Bad_Opcode }, | |
592a252b | 5826 | { MOD_TABLE (MOD_VEX_0F382E_PREFIX_2) }, |
c0f3af97 L |
5827 | }, |
5828 | ||
592a252b | 5829 | /* PREFIX_VEX_0F382F */ |
c0f3af97 | 5830 | { |
592d1631 L |
5831 | { Bad_Opcode }, |
5832 | { Bad_Opcode }, | |
592a252b | 5833 | { MOD_TABLE (MOD_VEX_0F382F_PREFIX_2) }, |
c0f3af97 L |
5834 | }, |
5835 | ||
592a252b | 5836 | /* PREFIX_VEX_0F3830 */ |
c0f3af97 | 5837 | { |
592d1631 L |
5838 | { Bad_Opcode }, |
5839 | { Bad_Opcode }, | |
6c30d220 | 5840 | { VEX_W_TABLE (VEX_W_0F3830_P_2) }, |
c0f3af97 L |
5841 | }, |
5842 | ||
592a252b | 5843 | /* PREFIX_VEX_0F3831 */ |
c0f3af97 | 5844 | { |
592d1631 L |
5845 | { Bad_Opcode }, |
5846 | { Bad_Opcode }, | |
6c30d220 | 5847 | { VEX_W_TABLE (VEX_W_0F3831_P_2) }, |
c0f3af97 L |
5848 | }, |
5849 | ||
592a252b | 5850 | /* PREFIX_VEX_0F3832 */ |
c0f3af97 | 5851 | { |
592d1631 L |
5852 | { Bad_Opcode }, |
5853 | { Bad_Opcode }, | |
6c30d220 | 5854 | { VEX_W_TABLE (VEX_W_0F3832_P_2) }, |
c0f3af97 L |
5855 | }, |
5856 | ||
592a252b | 5857 | /* PREFIX_VEX_0F3833 */ |
c0f3af97 | 5858 | { |
592d1631 L |
5859 | { Bad_Opcode }, |
5860 | { Bad_Opcode }, | |
6c30d220 | 5861 | { VEX_W_TABLE (VEX_W_0F3833_P_2) }, |
c0f3af97 L |
5862 | }, |
5863 | ||
592a252b | 5864 | /* PREFIX_VEX_0F3834 */ |
c0f3af97 | 5865 | { |
592d1631 L |
5866 | { Bad_Opcode }, |
5867 | { Bad_Opcode }, | |
6c30d220 | 5868 | { VEX_W_TABLE (VEX_W_0F3834_P_2) }, |
c0f3af97 L |
5869 | }, |
5870 | ||
592a252b | 5871 | /* PREFIX_VEX_0F3835 */ |
c0f3af97 | 5872 | { |
592d1631 L |
5873 | { Bad_Opcode }, |
5874 | { Bad_Opcode }, | |
6c30d220 L |
5875 | { VEX_W_TABLE (VEX_W_0F3835_P_2) }, |
5876 | }, | |
5877 | ||
5878 | /* PREFIX_VEX_0F3836 */ | |
5879 | { | |
5880 | { Bad_Opcode }, | |
5881 | { Bad_Opcode }, | |
5882 | { VEX_LEN_TABLE (VEX_LEN_0F3836_P_2) }, | |
c0f3af97 L |
5883 | }, |
5884 | ||
592a252b | 5885 | /* PREFIX_VEX_0F3837 */ |
c0f3af97 | 5886 | { |
592d1631 L |
5887 | { Bad_Opcode }, |
5888 | { Bad_Opcode }, | |
6c30d220 | 5889 | { VEX_W_TABLE (VEX_W_0F3837_P_2) }, |
c0f3af97 L |
5890 | }, |
5891 | ||
592a252b | 5892 | /* PREFIX_VEX_0F3838 */ |
c0f3af97 | 5893 | { |
592d1631 L |
5894 | { Bad_Opcode }, |
5895 | { Bad_Opcode }, | |
6c30d220 | 5896 | { VEX_W_TABLE (VEX_W_0F3838_P_2) }, |
c0f3af97 L |
5897 | }, |
5898 | ||
592a252b | 5899 | /* PREFIX_VEX_0F3839 */ |
c0f3af97 | 5900 | { |
592d1631 L |
5901 | { Bad_Opcode }, |
5902 | { Bad_Opcode }, | |
6c30d220 | 5903 | { VEX_W_TABLE (VEX_W_0F3839_P_2) }, |
c0f3af97 L |
5904 | }, |
5905 | ||
592a252b | 5906 | /* PREFIX_VEX_0F383A */ |
c0f3af97 | 5907 | { |
592d1631 L |
5908 | { Bad_Opcode }, |
5909 | { Bad_Opcode }, | |
6c30d220 | 5910 | { VEX_W_TABLE (VEX_W_0F383A_P_2) }, |
c0f3af97 L |
5911 | }, |
5912 | ||
592a252b | 5913 | /* PREFIX_VEX_0F383B */ |
c0f3af97 | 5914 | { |
592d1631 L |
5915 | { Bad_Opcode }, |
5916 | { Bad_Opcode }, | |
6c30d220 | 5917 | { VEX_W_TABLE (VEX_W_0F383B_P_2) }, |
c0f3af97 L |
5918 | }, |
5919 | ||
592a252b | 5920 | /* PREFIX_VEX_0F383C */ |
c0f3af97 | 5921 | { |
592d1631 L |
5922 | { Bad_Opcode }, |
5923 | { Bad_Opcode }, | |
6c30d220 | 5924 | { VEX_W_TABLE (VEX_W_0F383C_P_2) }, |
c0f3af97 L |
5925 | }, |
5926 | ||
592a252b | 5927 | /* PREFIX_VEX_0F383D */ |
c0f3af97 | 5928 | { |
592d1631 L |
5929 | { Bad_Opcode }, |
5930 | { Bad_Opcode }, | |
6c30d220 | 5931 | { VEX_W_TABLE (VEX_W_0F383D_P_2) }, |
c0f3af97 L |
5932 | }, |
5933 | ||
592a252b | 5934 | /* PREFIX_VEX_0F383E */ |
c0f3af97 | 5935 | { |
592d1631 L |
5936 | { Bad_Opcode }, |
5937 | { Bad_Opcode }, | |
6c30d220 | 5938 | { VEX_W_TABLE (VEX_W_0F383E_P_2) }, |
c0f3af97 L |
5939 | }, |
5940 | ||
592a252b | 5941 | /* PREFIX_VEX_0F383F */ |
c0f3af97 | 5942 | { |
592d1631 L |
5943 | { Bad_Opcode }, |
5944 | { Bad_Opcode }, | |
6c30d220 | 5945 | { VEX_W_TABLE (VEX_W_0F383F_P_2) }, |
c0f3af97 L |
5946 | }, |
5947 | ||
592a252b | 5948 | /* PREFIX_VEX_0F3840 */ |
c0f3af97 | 5949 | { |
592d1631 L |
5950 | { Bad_Opcode }, |
5951 | { Bad_Opcode }, | |
6c30d220 | 5952 | { VEX_W_TABLE (VEX_W_0F3840_P_2) }, |
c0f3af97 L |
5953 | }, |
5954 | ||
592a252b | 5955 | /* PREFIX_VEX_0F3841 */ |
c0f3af97 | 5956 | { |
592d1631 L |
5957 | { Bad_Opcode }, |
5958 | { Bad_Opcode }, | |
592a252b | 5959 | { VEX_LEN_TABLE (VEX_LEN_0F3841_P_2) }, |
c0f3af97 L |
5960 | }, |
5961 | ||
6c30d220 L |
5962 | /* PREFIX_VEX_0F3845 */ |
5963 | { | |
5964 | { Bad_Opcode }, | |
5965 | { Bad_Opcode }, | |
bf890a93 | 5966 | { "vpsrlv%LW", { XM, Vex, EXx }, 0 }, |
6c30d220 L |
5967 | }, |
5968 | ||
5969 | /* PREFIX_VEX_0F3846 */ | |
5970 | { | |
5971 | { Bad_Opcode }, | |
5972 | { Bad_Opcode }, | |
5973 | { VEX_W_TABLE (VEX_W_0F3846_P_2) }, | |
5974 | }, | |
5975 | ||
5976 | /* PREFIX_VEX_0F3847 */ | |
5977 | { | |
5978 | { Bad_Opcode }, | |
5979 | { Bad_Opcode }, | |
bf890a93 | 5980 | { "vpsllv%LW", { XM, Vex, EXx }, 0 }, |
6c30d220 L |
5981 | }, |
5982 | ||
5983 | /* PREFIX_VEX_0F3858 */ | |
5984 | { | |
5985 | { Bad_Opcode }, | |
5986 | { Bad_Opcode }, | |
5987 | { VEX_W_TABLE (VEX_W_0F3858_P_2) }, | |
5988 | }, | |
5989 | ||
5990 | /* PREFIX_VEX_0F3859 */ | |
5991 | { | |
5992 | { Bad_Opcode }, | |
5993 | { Bad_Opcode }, | |
5994 | { VEX_W_TABLE (VEX_W_0F3859_P_2) }, | |
5995 | }, | |
5996 | ||
5997 | /* PREFIX_VEX_0F385A */ | |
5998 | { | |
5999 | { Bad_Opcode }, | |
6000 | { Bad_Opcode }, | |
6001 | { MOD_TABLE (MOD_VEX_0F385A_PREFIX_2) }, | |
6002 | }, | |
6003 | ||
6004 | /* PREFIX_VEX_0F3878 */ | |
6005 | { | |
6006 | { Bad_Opcode }, | |
6007 | { Bad_Opcode }, | |
6008 | { VEX_W_TABLE (VEX_W_0F3878_P_2) }, | |
6009 | }, | |
6010 | ||
6011 | /* PREFIX_VEX_0F3879 */ | |
6012 | { | |
6013 | { Bad_Opcode }, | |
6014 | { Bad_Opcode }, | |
6015 | { VEX_W_TABLE (VEX_W_0F3879_P_2) }, | |
6016 | }, | |
6017 | ||
6018 | /* PREFIX_VEX_0F388C */ | |
6019 | { | |
6020 | { Bad_Opcode }, | |
6021 | { Bad_Opcode }, | |
f7002f42 | 6022 | { MOD_TABLE (MOD_VEX_0F388C_PREFIX_2) }, |
6c30d220 L |
6023 | }, |
6024 | ||
6025 | /* PREFIX_VEX_0F388E */ | |
6026 | { | |
6027 | { Bad_Opcode }, | |
6028 | { Bad_Opcode }, | |
f7002f42 | 6029 | { MOD_TABLE (MOD_VEX_0F388E_PREFIX_2) }, |
6c30d220 L |
6030 | }, |
6031 | ||
6032 | /* PREFIX_VEX_0F3890 */ | |
6033 | { | |
6034 | { Bad_Opcode }, | |
6035 | { Bad_Opcode }, | |
bf890a93 | 6036 | { "vpgatherd%LW", { XM, MVexVSIBDWpX, Vex }, 0 }, |
6c30d220 L |
6037 | }, |
6038 | ||
6039 | /* PREFIX_VEX_0F3891 */ | |
6040 | { | |
6041 | { Bad_Opcode }, | |
6042 | { Bad_Opcode }, | |
bf890a93 | 6043 | { "vpgatherq%LW", { XMGatherQ, MVexVSIBQWpX, VexGatherQ }, 0 }, |
6c30d220 L |
6044 | }, |
6045 | ||
6046 | /* PREFIX_VEX_0F3892 */ | |
6047 | { | |
6048 | { Bad_Opcode }, | |
6049 | { Bad_Opcode }, | |
bf890a93 | 6050 | { "vgatherdp%XW", { XM, MVexVSIBDWpX, Vex }, 0 }, |
6c30d220 L |
6051 | }, |
6052 | ||
6053 | /* PREFIX_VEX_0F3893 */ | |
6054 | { | |
6055 | { Bad_Opcode }, | |
6056 | { Bad_Opcode }, | |
bf890a93 | 6057 | { "vgatherqp%XW", { XMGatherQ, MVexVSIBQWpX, VexGatherQ }, 0 }, |
6c30d220 L |
6058 | }, |
6059 | ||
592a252b | 6060 | /* PREFIX_VEX_0F3896 */ |
a5ff0eb2 | 6061 | { |
592d1631 L |
6062 | { Bad_Opcode }, |
6063 | { Bad_Opcode }, | |
bf890a93 | 6064 | { "vfmaddsub132p%XW", { XM, Vex, EXx }, 0 }, |
a5ff0eb2 L |
6065 | }, |
6066 | ||
592a252b | 6067 | /* PREFIX_VEX_0F3897 */ |
a5ff0eb2 | 6068 | { |
592d1631 L |
6069 | { Bad_Opcode }, |
6070 | { Bad_Opcode }, | |
bf890a93 | 6071 | { "vfmsubadd132p%XW", { XM, Vex, EXx }, 0 }, |
a5ff0eb2 L |
6072 | }, |
6073 | ||
592a252b | 6074 | /* PREFIX_VEX_0F3898 */ |
a5ff0eb2 | 6075 | { |
592d1631 L |
6076 | { Bad_Opcode }, |
6077 | { Bad_Opcode }, | |
bf890a93 | 6078 | { "vfmadd132p%XW", { XM, Vex, EXx }, 0 }, |
a5ff0eb2 L |
6079 | }, |
6080 | ||
592a252b | 6081 | /* PREFIX_VEX_0F3899 */ |
a5ff0eb2 | 6082 | { |
592d1631 L |
6083 | { Bad_Opcode }, |
6084 | { Bad_Opcode }, | |
bf890a93 | 6085 | { "vfmadd132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
a5ff0eb2 L |
6086 | }, |
6087 | ||
592a252b | 6088 | /* PREFIX_VEX_0F389A */ |
a5ff0eb2 | 6089 | { |
592d1631 L |
6090 | { Bad_Opcode }, |
6091 | { Bad_Opcode }, | |
bf890a93 | 6092 | { "vfmsub132p%XW", { XM, Vex, EXx }, 0 }, |
a5ff0eb2 L |
6093 | }, |
6094 | ||
592a252b | 6095 | /* PREFIX_VEX_0F389B */ |
c0f3af97 | 6096 | { |
592d1631 L |
6097 | { Bad_Opcode }, |
6098 | { Bad_Opcode }, | |
bf890a93 | 6099 | { "vfmsub132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6100 | }, |
6101 | ||
592a252b | 6102 | /* PREFIX_VEX_0F389C */ |
c0f3af97 | 6103 | { |
592d1631 L |
6104 | { Bad_Opcode }, |
6105 | { Bad_Opcode }, | |
bf890a93 | 6106 | { "vfnmadd132p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6107 | }, |
6108 | ||
592a252b | 6109 | /* PREFIX_VEX_0F389D */ |
c0f3af97 | 6110 | { |
592d1631 L |
6111 | { Bad_Opcode }, |
6112 | { Bad_Opcode }, | |
bf890a93 | 6113 | { "vfnmadd132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6114 | }, |
6115 | ||
592a252b | 6116 | /* PREFIX_VEX_0F389E */ |
c0f3af97 | 6117 | { |
592d1631 L |
6118 | { Bad_Opcode }, |
6119 | { Bad_Opcode }, | |
bf890a93 | 6120 | { "vfnmsub132p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6121 | }, |
6122 | ||
592a252b | 6123 | /* PREFIX_VEX_0F389F */ |
c0f3af97 | 6124 | { |
592d1631 L |
6125 | { Bad_Opcode }, |
6126 | { Bad_Opcode }, | |
bf890a93 | 6127 | { "vfnmsub132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6128 | }, |
6129 | ||
592a252b | 6130 | /* PREFIX_VEX_0F38A6 */ |
c0f3af97 | 6131 | { |
592d1631 L |
6132 | { Bad_Opcode }, |
6133 | { Bad_Opcode }, | |
bf890a93 | 6134 | { "vfmaddsub213p%XW", { XM, Vex, EXx }, 0 }, |
592d1631 | 6135 | { Bad_Opcode }, |
c0f3af97 L |
6136 | }, |
6137 | ||
592a252b | 6138 | /* PREFIX_VEX_0F38A7 */ |
c0f3af97 | 6139 | { |
592d1631 L |
6140 | { Bad_Opcode }, |
6141 | { Bad_Opcode }, | |
bf890a93 | 6142 | { "vfmsubadd213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6143 | }, |
6144 | ||
592a252b | 6145 | /* PREFIX_VEX_0F38A8 */ |
c0f3af97 | 6146 | { |
592d1631 L |
6147 | { Bad_Opcode }, |
6148 | { Bad_Opcode }, | |
bf890a93 | 6149 | { "vfmadd213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6150 | }, |
6151 | ||
592a252b | 6152 | /* PREFIX_VEX_0F38A9 */ |
c0f3af97 | 6153 | { |
592d1631 L |
6154 | { Bad_Opcode }, |
6155 | { Bad_Opcode }, | |
bf890a93 | 6156 | { "vfmadd213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6157 | }, |
6158 | ||
592a252b | 6159 | /* PREFIX_VEX_0F38AA */ |
c0f3af97 | 6160 | { |
592d1631 L |
6161 | { Bad_Opcode }, |
6162 | { Bad_Opcode }, | |
bf890a93 | 6163 | { "vfmsub213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6164 | }, |
6165 | ||
592a252b | 6166 | /* PREFIX_VEX_0F38AB */ |
c0f3af97 | 6167 | { |
592d1631 L |
6168 | { Bad_Opcode }, |
6169 | { Bad_Opcode }, | |
bf890a93 | 6170 | { "vfmsub213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6171 | }, |
6172 | ||
592a252b | 6173 | /* PREFIX_VEX_0F38AC */ |
c0f3af97 | 6174 | { |
592d1631 L |
6175 | { Bad_Opcode }, |
6176 | { Bad_Opcode }, | |
bf890a93 | 6177 | { "vfnmadd213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6178 | }, |
6179 | ||
592a252b | 6180 | /* PREFIX_VEX_0F38AD */ |
c0f3af97 | 6181 | { |
592d1631 L |
6182 | { Bad_Opcode }, |
6183 | { Bad_Opcode }, | |
bf890a93 | 6184 | { "vfnmadd213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6185 | }, |
6186 | ||
592a252b | 6187 | /* PREFIX_VEX_0F38AE */ |
c0f3af97 | 6188 | { |
592d1631 L |
6189 | { Bad_Opcode }, |
6190 | { Bad_Opcode }, | |
bf890a93 | 6191 | { "vfnmsub213p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6192 | }, |
6193 | ||
592a252b | 6194 | /* PREFIX_VEX_0F38AF */ |
c0f3af97 | 6195 | { |
592d1631 L |
6196 | { Bad_Opcode }, |
6197 | { Bad_Opcode }, | |
bf890a93 | 6198 | { "vfnmsub213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6199 | }, |
6200 | ||
592a252b | 6201 | /* PREFIX_VEX_0F38B6 */ |
c0f3af97 | 6202 | { |
592d1631 L |
6203 | { Bad_Opcode }, |
6204 | { Bad_Opcode }, | |
bf890a93 | 6205 | { "vfmaddsub231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6206 | }, |
6207 | ||
592a252b | 6208 | /* PREFIX_VEX_0F38B7 */ |
c0f3af97 | 6209 | { |
592d1631 L |
6210 | { Bad_Opcode }, |
6211 | { Bad_Opcode }, | |
bf890a93 | 6212 | { "vfmsubadd231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6213 | }, |
6214 | ||
592a252b | 6215 | /* PREFIX_VEX_0F38B8 */ |
c0f3af97 | 6216 | { |
592d1631 L |
6217 | { Bad_Opcode }, |
6218 | { Bad_Opcode }, | |
bf890a93 | 6219 | { "vfmadd231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6220 | }, |
6221 | ||
592a252b | 6222 | /* PREFIX_VEX_0F38B9 */ |
c0f3af97 | 6223 | { |
592d1631 L |
6224 | { Bad_Opcode }, |
6225 | { Bad_Opcode }, | |
bf890a93 | 6226 | { "vfmadd231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6227 | }, |
6228 | ||
592a252b | 6229 | /* PREFIX_VEX_0F38BA */ |
c0f3af97 | 6230 | { |
592d1631 L |
6231 | { Bad_Opcode }, |
6232 | { Bad_Opcode }, | |
bf890a93 | 6233 | { "vfmsub231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6234 | }, |
6235 | ||
592a252b | 6236 | /* PREFIX_VEX_0F38BB */ |
c0f3af97 | 6237 | { |
592d1631 L |
6238 | { Bad_Opcode }, |
6239 | { Bad_Opcode }, | |
bf890a93 | 6240 | { "vfmsub231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6241 | }, |
6242 | ||
592a252b | 6243 | /* PREFIX_VEX_0F38BC */ |
c0f3af97 | 6244 | { |
592d1631 L |
6245 | { Bad_Opcode }, |
6246 | { Bad_Opcode }, | |
bf890a93 | 6247 | { "vfnmadd231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6248 | }, |
6249 | ||
592a252b | 6250 | /* PREFIX_VEX_0F38BD */ |
c0f3af97 | 6251 | { |
592d1631 L |
6252 | { Bad_Opcode }, |
6253 | { Bad_Opcode }, | |
bf890a93 | 6254 | { "vfnmadd231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6255 | }, |
6256 | ||
592a252b | 6257 | /* PREFIX_VEX_0F38BE */ |
c0f3af97 | 6258 | { |
592d1631 L |
6259 | { Bad_Opcode }, |
6260 | { Bad_Opcode }, | |
bf890a93 | 6261 | { "vfnmsub231p%XW", { XM, Vex, EXx }, 0 }, |
c0f3af97 L |
6262 | }, |
6263 | ||
592a252b | 6264 | /* PREFIX_VEX_0F38BF */ |
c0f3af97 | 6265 | { |
592d1631 L |
6266 | { Bad_Opcode }, |
6267 | { Bad_Opcode }, | |
bf890a93 | 6268 | { "vfnmsub231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 }, |
c0f3af97 L |
6269 | }, |
6270 | ||
592a252b | 6271 | /* PREFIX_VEX_0F38DB */ |
c0f3af97 | 6272 | { |
592d1631 L |
6273 | { Bad_Opcode }, |
6274 | { Bad_Opcode }, | |
592a252b | 6275 | { VEX_LEN_TABLE (VEX_LEN_0F38DB_P_2) }, |
c0f3af97 L |
6276 | }, |
6277 | ||
592a252b | 6278 | /* PREFIX_VEX_0F38DC */ |
c0f3af97 | 6279 | { |
592d1631 L |
6280 | { Bad_Opcode }, |
6281 | { Bad_Opcode }, | |
592a252b | 6282 | { VEX_LEN_TABLE (VEX_LEN_0F38DC_P_2) }, |
c0f3af97 L |
6283 | }, |
6284 | ||
592a252b | 6285 | /* PREFIX_VEX_0F38DD */ |
c0f3af97 | 6286 | { |
592d1631 L |
6287 | { Bad_Opcode }, |
6288 | { Bad_Opcode }, | |
592a252b | 6289 | { VEX_LEN_TABLE (VEX_LEN_0F38DD_P_2) }, |
c0f3af97 L |
6290 | }, |
6291 | ||
592a252b | 6292 | /* PREFIX_VEX_0F38DE */ |
c0f3af97 | 6293 | { |
592d1631 L |
6294 | { Bad_Opcode }, |
6295 | { Bad_Opcode }, | |
592a252b | 6296 | { VEX_LEN_TABLE (VEX_LEN_0F38DE_P_2) }, |
c0f3af97 L |
6297 | }, |
6298 | ||
592a252b | 6299 | /* PREFIX_VEX_0F38DF */ |
c0f3af97 | 6300 | { |
592d1631 L |
6301 | { Bad_Opcode }, |
6302 | { Bad_Opcode }, | |
592a252b | 6303 | { VEX_LEN_TABLE (VEX_LEN_0F38DF_P_2) }, |
c0f3af97 L |
6304 | }, |
6305 | ||
f12dc422 L |
6306 | /* PREFIX_VEX_0F38F2 */ |
6307 | { | |
6308 | { VEX_LEN_TABLE (VEX_LEN_0F38F2_P_0) }, | |
6309 | }, | |
6310 | ||
6311 | /* PREFIX_VEX_0F38F3_REG_1 */ | |
6312 | { | |
6313 | { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_1_P_0) }, | |
6314 | }, | |
6315 | ||
6316 | /* PREFIX_VEX_0F38F3_REG_2 */ | |
6317 | { | |
6318 | { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_2_P_0) }, | |
6319 | }, | |
6320 | ||
6321 | /* PREFIX_VEX_0F38F3_REG_3 */ | |
6322 | { | |
6323 | { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_3_P_0) }, | |
6324 | }, | |
6325 | ||
6c30d220 L |
6326 | /* PREFIX_VEX_0F38F5 */ |
6327 | { | |
6328 | { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_0) }, | |
6329 | { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_1) }, | |
6330 | { Bad_Opcode }, | |
6331 | { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_3) }, | |
6332 | }, | |
6333 | ||
6334 | /* PREFIX_VEX_0F38F6 */ | |
6335 | { | |
6336 | { Bad_Opcode }, | |
6337 | { Bad_Opcode }, | |
6338 | { Bad_Opcode }, | |
6339 | { VEX_LEN_TABLE (VEX_LEN_0F38F6_P_3) }, | |
6340 | }, | |
6341 | ||
f12dc422 L |
6342 | /* PREFIX_VEX_0F38F7 */ |
6343 | { | |
6344 | { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_0) }, | |
6c30d220 L |
6345 | { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_1) }, |
6346 | { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_2) }, | |
6347 | { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_3) }, | |
6348 | }, | |
6349 | ||
6350 | /* PREFIX_VEX_0F3A00 */ | |
6351 | { | |
6352 | { Bad_Opcode }, | |
6353 | { Bad_Opcode }, | |
6354 | { VEX_LEN_TABLE (VEX_LEN_0F3A00_P_2) }, | |
6355 | }, | |
6356 | ||
6357 | /* PREFIX_VEX_0F3A01 */ | |
6358 | { | |
6359 | { Bad_Opcode }, | |
6360 | { Bad_Opcode }, | |
6361 | { VEX_LEN_TABLE (VEX_LEN_0F3A01_P_2) }, | |
6362 | }, | |
6363 | ||
6364 | /* PREFIX_VEX_0F3A02 */ | |
6365 | { | |
6366 | { Bad_Opcode }, | |
6367 | { Bad_Opcode }, | |
6368 | { VEX_W_TABLE (VEX_W_0F3A02_P_2) }, | |
f12dc422 L |
6369 | }, |
6370 | ||
592a252b | 6371 | /* PREFIX_VEX_0F3A04 */ |
c0f3af97 | 6372 | { |
592d1631 L |
6373 | { Bad_Opcode }, |
6374 | { Bad_Opcode }, | |
592a252b | 6375 | { VEX_W_TABLE (VEX_W_0F3A04_P_2) }, |
c0f3af97 L |
6376 | }, |
6377 | ||
592a252b | 6378 | /* PREFIX_VEX_0F3A05 */ |
c0f3af97 | 6379 | { |
592d1631 L |
6380 | { Bad_Opcode }, |
6381 | { Bad_Opcode }, | |
592a252b | 6382 | { VEX_W_TABLE (VEX_W_0F3A05_P_2) }, |
c0f3af97 L |
6383 | }, |
6384 | ||
592a252b | 6385 | /* PREFIX_VEX_0F3A06 */ |
c0f3af97 | 6386 | { |
592d1631 L |
6387 | { Bad_Opcode }, |
6388 | { Bad_Opcode }, | |
592a252b | 6389 | { VEX_LEN_TABLE (VEX_LEN_0F3A06_P_2) }, |
c0f3af97 L |
6390 | }, |
6391 | ||
592a252b | 6392 | /* PREFIX_VEX_0F3A08 */ |
c0f3af97 | 6393 | { |
592d1631 L |
6394 | { Bad_Opcode }, |
6395 | { Bad_Opcode }, | |
592a252b | 6396 | { VEX_W_TABLE (VEX_W_0F3A08_P_2) }, |
c0f3af97 L |
6397 | }, |
6398 | ||
592a252b | 6399 | /* PREFIX_VEX_0F3A09 */ |
c0f3af97 | 6400 | { |
592d1631 L |
6401 | { Bad_Opcode }, |
6402 | { Bad_Opcode }, | |
592a252b | 6403 | { VEX_W_TABLE (VEX_W_0F3A09_P_2) }, |
c0f3af97 L |
6404 | }, |
6405 | ||
592a252b | 6406 | /* PREFIX_VEX_0F3A0A */ |
c0f3af97 | 6407 | { |
592d1631 L |
6408 | { Bad_Opcode }, |
6409 | { Bad_Opcode }, | |
592a252b | 6410 | { VEX_LEN_TABLE (VEX_LEN_0F3A0A_P_2) }, |
0bfee649 L |
6411 | }, |
6412 | ||
592a252b | 6413 | /* PREFIX_VEX_0F3A0B */ |
0bfee649 | 6414 | { |
592d1631 L |
6415 | { Bad_Opcode }, |
6416 | { Bad_Opcode }, | |
592a252b | 6417 | { VEX_LEN_TABLE (VEX_LEN_0F3A0B_P_2) }, |
0bfee649 L |
6418 | }, |
6419 | ||
592a252b | 6420 | /* PREFIX_VEX_0F3A0C */ |
0bfee649 | 6421 | { |
592d1631 L |
6422 | { Bad_Opcode }, |
6423 | { Bad_Opcode }, | |
592a252b | 6424 | { VEX_W_TABLE (VEX_W_0F3A0C_P_2) }, |
0bfee649 L |
6425 | }, |
6426 | ||
592a252b | 6427 | /* PREFIX_VEX_0F3A0D */ |
0bfee649 | 6428 | { |
592d1631 L |
6429 | { Bad_Opcode }, |
6430 | { Bad_Opcode }, | |
592a252b | 6431 | { VEX_W_TABLE (VEX_W_0F3A0D_P_2) }, |
c0f3af97 L |
6432 | }, |
6433 | ||
592a252b | 6434 | /* PREFIX_VEX_0F3A0E */ |
0bfee649 | 6435 | { |
592d1631 L |
6436 | { Bad_Opcode }, |
6437 | { Bad_Opcode }, | |
6c30d220 | 6438 | { VEX_W_TABLE (VEX_W_0F3A0E_P_2) }, |
0bfee649 L |
6439 | }, |
6440 | ||
592a252b | 6441 | /* PREFIX_VEX_0F3A0F */ |
0bfee649 | 6442 | { |
592d1631 L |
6443 | { Bad_Opcode }, |
6444 | { Bad_Opcode }, | |
6c30d220 | 6445 | { VEX_W_TABLE (VEX_W_0F3A0F_P_2) }, |
0bfee649 L |
6446 | }, |
6447 | ||
592a252b | 6448 | /* PREFIX_VEX_0F3A14 */ |
0bfee649 | 6449 | { |
592d1631 L |
6450 | { Bad_Opcode }, |
6451 | { Bad_Opcode }, | |
592a252b | 6452 | { VEX_LEN_TABLE (VEX_LEN_0F3A14_P_2) }, |
0bfee649 L |
6453 | }, |
6454 | ||
592a252b | 6455 | /* PREFIX_VEX_0F3A15 */ |
0bfee649 | 6456 | { |
592d1631 L |
6457 | { Bad_Opcode }, |
6458 | { Bad_Opcode }, | |
592a252b | 6459 | { VEX_LEN_TABLE (VEX_LEN_0F3A15_P_2) }, |
0bfee649 L |
6460 | }, |
6461 | ||
592a252b | 6462 | /* PREFIX_VEX_0F3A16 */ |
c0f3af97 | 6463 | { |
592d1631 L |
6464 | { Bad_Opcode }, |
6465 | { Bad_Opcode }, | |
592a252b | 6466 | { VEX_LEN_TABLE (VEX_LEN_0F3A16_P_2) }, |
c0f3af97 L |
6467 | }, |
6468 | ||
592a252b | 6469 | /* PREFIX_VEX_0F3A17 */ |
c0f3af97 | 6470 | { |
592d1631 L |
6471 | { Bad_Opcode }, |
6472 | { Bad_Opcode }, | |
592a252b | 6473 | { VEX_LEN_TABLE (VEX_LEN_0F3A17_P_2) }, |
c0f3af97 L |
6474 | }, |
6475 | ||
592a252b | 6476 | /* PREFIX_VEX_0F3A18 */ |
c0f3af97 | 6477 | { |
592d1631 L |
6478 | { Bad_Opcode }, |
6479 | { Bad_Opcode }, | |
592a252b | 6480 | { VEX_LEN_TABLE (VEX_LEN_0F3A18_P_2) }, |
c0f3af97 L |
6481 | }, |
6482 | ||
592a252b | 6483 | /* PREFIX_VEX_0F3A19 */ |
c0f3af97 | 6484 | { |
592d1631 L |
6485 | { Bad_Opcode }, |
6486 | { Bad_Opcode }, | |
592a252b | 6487 | { VEX_LEN_TABLE (VEX_LEN_0F3A19_P_2) }, |
c0f3af97 L |
6488 | }, |
6489 | ||
592a252b | 6490 | /* PREFIX_VEX_0F3A1D */ |
c7b8aa3a L |
6491 | { |
6492 | { Bad_Opcode }, | |
6493 | { Bad_Opcode }, | |
bf890a93 | 6494 | { "vcvtps2ph", { EXxmmq, XM, Ib }, 0 }, |
c7b8aa3a L |
6495 | }, |
6496 | ||
592a252b | 6497 | /* PREFIX_VEX_0F3A20 */ |
c0f3af97 | 6498 | { |
592d1631 L |
6499 | { Bad_Opcode }, |
6500 | { Bad_Opcode }, | |
592a252b | 6501 | { VEX_LEN_TABLE (VEX_LEN_0F3A20_P_2) }, |
c0f3af97 L |
6502 | }, |
6503 | ||
592a252b | 6504 | /* PREFIX_VEX_0F3A21 */ |
c0f3af97 | 6505 | { |
592d1631 L |
6506 | { Bad_Opcode }, |
6507 | { Bad_Opcode }, | |
592a252b | 6508 | { VEX_LEN_TABLE (VEX_LEN_0F3A21_P_2) }, |
c0f3af97 L |
6509 | }, |
6510 | ||
592a252b | 6511 | /* PREFIX_VEX_0F3A22 */ |
0bfee649 | 6512 | { |
592d1631 L |
6513 | { Bad_Opcode }, |
6514 | { Bad_Opcode }, | |
592a252b | 6515 | { VEX_LEN_TABLE (VEX_LEN_0F3A22_P_2) }, |
0bfee649 L |
6516 | }, |
6517 | ||
43234a1e L |
6518 | /* PREFIX_VEX_0F3A30 */ |
6519 | { | |
6520 | { Bad_Opcode }, | |
6521 | { Bad_Opcode }, | |
6522 | { VEX_LEN_TABLE (VEX_LEN_0F3A30_P_2) }, | |
6523 | }, | |
6524 | ||
1ba585e8 IT |
6525 | /* PREFIX_VEX_0F3A31 */ |
6526 | { | |
6527 | { Bad_Opcode }, | |
6528 | { Bad_Opcode }, | |
6529 | { VEX_LEN_TABLE (VEX_LEN_0F3A31_P_2) }, | |
6530 | }, | |
6531 | ||
43234a1e L |
6532 | /* PREFIX_VEX_0F3A32 */ |
6533 | { | |
6534 | { Bad_Opcode }, | |
6535 | { Bad_Opcode }, | |
6536 | { VEX_LEN_TABLE (VEX_LEN_0F3A32_P_2) }, | |
6537 | }, | |
6538 | ||
1ba585e8 IT |
6539 | /* PREFIX_VEX_0F3A33 */ |
6540 | { | |
6541 | { Bad_Opcode }, | |
6542 | { Bad_Opcode }, | |
6543 | { VEX_LEN_TABLE (VEX_LEN_0F3A33_P_2) }, | |
6544 | }, | |
6545 | ||
6c30d220 L |
6546 | /* PREFIX_VEX_0F3A38 */ |
6547 | { | |
6548 | { Bad_Opcode }, | |
6549 | { Bad_Opcode }, | |
6550 | { VEX_LEN_TABLE (VEX_LEN_0F3A38_P_2) }, | |
6551 | }, | |
6552 | ||
6553 | /* PREFIX_VEX_0F3A39 */ | |
6554 | { | |
6555 | { Bad_Opcode }, | |
6556 | { Bad_Opcode }, | |
6557 | { VEX_LEN_TABLE (VEX_LEN_0F3A39_P_2) }, | |
6558 | }, | |
6559 | ||
592a252b | 6560 | /* PREFIX_VEX_0F3A40 */ |
c0f3af97 | 6561 | { |
592d1631 L |
6562 | { Bad_Opcode }, |
6563 | { Bad_Opcode }, | |
592a252b | 6564 | { VEX_W_TABLE (VEX_W_0F3A40_P_2) }, |
c0f3af97 L |
6565 | }, |
6566 | ||
592a252b | 6567 | /* PREFIX_VEX_0F3A41 */ |
c0f3af97 | 6568 | { |
592d1631 L |
6569 | { Bad_Opcode }, |
6570 | { Bad_Opcode }, | |
592a252b | 6571 | { VEX_LEN_TABLE (VEX_LEN_0F3A41_P_2) }, |
c0f3af97 L |
6572 | }, |
6573 | ||
592a252b | 6574 | /* PREFIX_VEX_0F3A42 */ |
c0f3af97 | 6575 | { |
592d1631 L |
6576 | { Bad_Opcode }, |
6577 | { Bad_Opcode }, | |
6c30d220 | 6578 | { VEX_W_TABLE (VEX_W_0F3A42_P_2) }, |
c0f3af97 L |
6579 | }, |
6580 | ||
592a252b | 6581 | /* PREFIX_VEX_0F3A44 */ |
ce2f5b3c | 6582 | { |
592d1631 L |
6583 | { Bad_Opcode }, |
6584 | { Bad_Opcode }, | |
592a252b | 6585 | { VEX_LEN_TABLE (VEX_LEN_0F3A44_P_2) }, |
ce2f5b3c L |
6586 | }, |
6587 | ||
6c30d220 L |
6588 | /* PREFIX_VEX_0F3A46 */ |
6589 | { | |
6590 | { Bad_Opcode }, | |
6591 | { Bad_Opcode }, | |
6592 | { VEX_LEN_TABLE (VEX_LEN_0F3A46_P_2) }, | |
6593 | }, | |
6594 | ||
592a252b | 6595 | /* PREFIX_VEX_0F3A48 */ |
a683cc34 SP |
6596 | { |
6597 | { Bad_Opcode }, | |
6598 | { Bad_Opcode }, | |
592a252b | 6599 | { VEX_W_TABLE (VEX_W_0F3A48_P_2) }, |
a683cc34 SP |
6600 | }, |
6601 | ||
592a252b | 6602 | /* PREFIX_VEX_0F3A49 */ |
a683cc34 SP |
6603 | { |
6604 | { Bad_Opcode }, | |
6605 | { Bad_Opcode }, | |
592a252b | 6606 | { VEX_W_TABLE (VEX_W_0F3A49_P_2) }, |
a683cc34 SP |
6607 | }, |
6608 | ||
592a252b | 6609 | /* PREFIX_VEX_0F3A4A */ |
c0f3af97 | 6610 | { |
592d1631 L |
6611 | { Bad_Opcode }, |
6612 | { Bad_Opcode }, | |
592a252b | 6613 | { VEX_W_TABLE (VEX_W_0F3A4A_P_2) }, |
c0f3af97 L |
6614 | }, |
6615 | ||
592a252b | 6616 | /* PREFIX_VEX_0F3A4B */ |
c0f3af97 | 6617 | { |
592d1631 L |
6618 | { Bad_Opcode }, |
6619 | { Bad_Opcode }, | |
592a252b | 6620 | { VEX_W_TABLE (VEX_W_0F3A4B_P_2) }, |
c0f3af97 L |
6621 | }, |
6622 | ||
592a252b | 6623 | /* PREFIX_VEX_0F3A4C */ |
c0f3af97 | 6624 | { |
592d1631 L |
6625 | { Bad_Opcode }, |
6626 | { Bad_Opcode }, | |
6c30d220 | 6627 | { VEX_W_TABLE (VEX_W_0F3A4C_P_2) }, |
c0f3af97 L |
6628 | }, |
6629 | ||
592a252b | 6630 | /* PREFIX_VEX_0F3A5C */ |
922d8de8 | 6631 | { |
592d1631 L |
6632 | { Bad_Opcode }, |
6633 | { Bad_Opcode }, | |
bf890a93 | 6634 | { "vfmaddsubps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6635 | }, |
6636 | ||
592a252b | 6637 | /* PREFIX_VEX_0F3A5D */ |
922d8de8 | 6638 | { |
592d1631 L |
6639 | { Bad_Opcode }, |
6640 | { Bad_Opcode }, | |
bf890a93 | 6641 | { "vfmaddsubpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6642 | }, |
6643 | ||
592a252b | 6644 | /* PREFIX_VEX_0F3A5E */ |
922d8de8 | 6645 | { |
592d1631 L |
6646 | { Bad_Opcode }, |
6647 | { Bad_Opcode }, | |
bf890a93 | 6648 | { "vfmsubaddps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6649 | }, |
6650 | ||
592a252b | 6651 | /* PREFIX_VEX_0F3A5F */ |
922d8de8 | 6652 | { |
592d1631 L |
6653 | { Bad_Opcode }, |
6654 | { Bad_Opcode }, | |
bf890a93 | 6655 | { "vfmsubaddpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6656 | }, |
6657 | ||
592a252b | 6658 | /* PREFIX_VEX_0F3A60 */ |
c0f3af97 | 6659 | { |
592d1631 L |
6660 | { Bad_Opcode }, |
6661 | { Bad_Opcode }, | |
592a252b | 6662 | { VEX_LEN_TABLE (VEX_LEN_0F3A60_P_2) }, |
592d1631 | 6663 | { Bad_Opcode }, |
c0f3af97 L |
6664 | }, |
6665 | ||
592a252b | 6666 | /* PREFIX_VEX_0F3A61 */ |
c0f3af97 | 6667 | { |
592d1631 L |
6668 | { Bad_Opcode }, |
6669 | { Bad_Opcode }, | |
592a252b | 6670 | { VEX_LEN_TABLE (VEX_LEN_0F3A61_P_2) }, |
c0f3af97 L |
6671 | }, |
6672 | ||
592a252b | 6673 | /* PREFIX_VEX_0F3A62 */ |
c0f3af97 | 6674 | { |
592d1631 L |
6675 | { Bad_Opcode }, |
6676 | { Bad_Opcode }, | |
592a252b | 6677 | { VEX_LEN_TABLE (VEX_LEN_0F3A62_P_2) }, |
c0f3af97 L |
6678 | }, |
6679 | ||
592a252b | 6680 | /* PREFIX_VEX_0F3A63 */ |
c0f3af97 | 6681 | { |
592d1631 L |
6682 | { Bad_Opcode }, |
6683 | { Bad_Opcode }, | |
592a252b | 6684 | { VEX_LEN_TABLE (VEX_LEN_0F3A63_P_2) }, |
c0f3af97 | 6685 | }, |
a5ff0eb2 | 6686 | |
592a252b | 6687 | /* PREFIX_VEX_0F3A68 */ |
922d8de8 | 6688 | { |
592d1631 L |
6689 | { Bad_Opcode }, |
6690 | { Bad_Opcode }, | |
bf890a93 | 6691 | { "vfmaddps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6692 | }, |
6693 | ||
592a252b | 6694 | /* PREFIX_VEX_0F3A69 */ |
922d8de8 | 6695 | { |
592d1631 L |
6696 | { Bad_Opcode }, |
6697 | { Bad_Opcode }, | |
bf890a93 | 6698 | { "vfmaddpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6699 | }, |
6700 | ||
592a252b | 6701 | /* PREFIX_VEX_0F3A6A */ |
922d8de8 | 6702 | { |
592d1631 L |
6703 | { Bad_Opcode }, |
6704 | { Bad_Opcode }, | |
592a252b | 6705 | { VEX_LEN_TABLE (VEX_LEN_0F3A6A_P_2) }, |
922d8de8 DR |
6706 | }, |
6707 | ||
592a252b | 6708 | /* PREFIX_VEX_0F3A6B */ |
922d8de8 | 6709 | { |
592d1631 L |
6710 | { Bad_Opcode }, |
6711 | { Bad_Opcode }, | |
592a252b | 6712 | { VEX_LEN_TABLE (VEX_LEN_0F3A6B_P_2) }, |
922d8de8 DR |
6713 | }, |
6714 | ||
592a252b | 6715 | /* PREFIX_VEX_0F3A6C */ |
922d8de8 | 6716 | { |
592d1631 L |
6717 | { Bad_Opcode }, |
6718 | { Bad_Opcode }, | |
bf890a93 | 6719 | { "vfmsubps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6720 | }, |
6721 | ||
592a252b | 6722 | /* PREFIX_VEX_0F3A6D */ |
922d8de8 | 6723 | { |
592d1631 L |
6724 | { Bad_Opcode }, |
6725 | { Bad_Opcode }, | |
bf890a93 | 6726 | { "vfmsubpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6727 | }, |
6728 | ||
592a252b | 6729 | /* PREFIX_VEX_0F3A6E */ |
922d8de8 | 6730 | { |
592d1631 L |
6731 | { Bad_Opcode }, |
6732 | { Bad_Opcode }, | |
592a252b | 6733 | { VEX_LEN_TABLE (VEX_LEN_0F3A6E_P_2) }, |
922d8de8 DR |
6734 | }, |
6735 | ||
592a252b | 6736 | /* PREFIX_VEX_0F3A6F */ |
922d8de8 | 6737 | { |
592d1631 L |
6738 | { Bad_Opcode }, |
6739 | { Bad_Opcode }, | |
592a252b | 6740 | { VEX_LEN_TABLE (VEX_LEN_0F3A6F_P_2) }, |
922d8de8 DR |
6741 | }, |
6742 | ||
592a252b | 6743 | /* PREFIX_VEX_0F3A78 */ |
922d8de8 | 6744 | { |
592d1631 L |
6745 | { Bad_Opcode }, |
6746 | { Bad_Opcode }, | |
bf890a93 | 6747 | { "vfnmaddps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6748 | }, |
6749 | ||
592a252b | 6750 | /* PREFIX_VEX_0F3A79 */ |
922d8de8 | 6751 | { |
592d1631 L |
6752 | { Bad_Opcode }, |
6753 | { Bad_Opcode }, | |
bf890a93 | 6754 | { "vfnmaddpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6755 | }, |
6756 | ||
592a252b | 6757 | /* PREFIX_VEX_0F3A7A */ |
922d8de8 | 6758 | { |
592d1631 L |
6759 | { Bad_Opcode }, |
6760 | { Bad_Opcode }, | |
592a252b | 6761 | { VEX_LEN_TABLE (VEX_LEN_0F3A7A_P_2) }, |
922d8de8 DR |
6762 | }, |
6763 | ||
592a252b | 6764 | /* PREFIX_VEX_0F3A7B */ |
922d8de8 | 6765 | { |
592d1631 L |
6766 | { Bad_Opcode }, |
6767 | { Bad_Opcode }, | |
592a252b | 6768 | { VEX_LEN_TABLE (VEX_LEN_0F3A7B_P_2) }, |
922d8de8 DR |
6769 | }, |
6770 | ||
592a252b | 6771 | /* PREFIX_VEX_0F3A7C */ |
922d8de8 | 6772 | { |
592d1631 L |
6773 | { Bad_Opcode }, |
6774 | { Bad_Opcode }, | |
bf890a93 | 6775 | { "vfnmsubps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
592d1631 | 6776 | { Bad_Opcode }, |
922d8de8 DR |
6777 | }, |
6778 | ||
592a252b | 6779 | /* PREFIX_VEX_0F3A7D */ |
922d8de8 | 6780 | { |
592d1631 L |
6781 | { Bad_Opcode }, |
6782 | { Bad_Opcode }, | |
bf890a93 | 6783 | { "vfnmsubpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
922d8de8 DR |
6784 | }, |
6785 | ||
592a252b | 6786 | /* PREFIX_VEX_0F3A7E */ |
922d8de8 | 6787 | { |
592d1631 L |
6788 | { Bad_Opcode }, |
6789 | { Bad_Opcode }, | |
592a252b | 6790 | { VEX_LEN_TABLE (VEX_LEN_0F3A7E_P_2) }, |
922d8de8 DR |
6791 | }, |
6792 | ||
592a252b | 6793 | /* PREFIX_VEX_0F3A7F */ |
922d8de8 | 6794 | { |
592d1631 L |
6795 | { Bad_Opcode }, |
6796 | { Bad_Opcode }, | |
592a252b | 6797 | { VEX_LEN_TABLE (VEX_LEN_0F3A7F_P_2) }, |
922d8de8 DR |
6798 | }, |
6799 | ||
592a252b | 6800 | /* PREFIX_VEX_0F3ADF */ |
a5ff0eb2 | 6801 | { |
592d1631 L |
6802 | { Bad_Opcode }, |
6803 | { Bad_Opcode }, | |
592a252b | 6804 | { VEX_LEN_TABLE (VEX_LEN_0F3ADF_P_2) }, |
a5ff0eb2 | 6805 | }, |
6c30d220 L |
6806 | |
6807 | /* PREFIX_VEX_0F3AF0 */ | |
6808 | { | |
6809 | { Bad_Opcode }, | |
6810 | { Bad_Opcode }, | |
6811 | { Bad_Opcode }, | |
6812 | { VEX_LEN_TABLE (VEX_LEN_0F3AF0_P_3) }, | |
6813 | }, | |
43234a1e L |
6814 | |
6815 | #define NEED_PREFIX_TABLE | |
6816 | #include "i386-dis-evex.h" | |
6817 | #undef NEED_PREFIX_TABLE | |
c0f3af97 L |
6818 | }; |
6819 | ||
6820 | static const struct dis386 x86_64_table[][2] = { | |
6821 | /* X86_64_06 */ | |
6822 | { | |
bf890a93 | 6823 | { "pushP", { es }, 0 }, |
c0f3af97 L |
6824 | }, |
6825 | ||
6826 | /* X86_64_07 */ | |
6827 | { | |
bf890a93 | 6828 | { "popP", { es }, 0 }, |
c0f3af97 L |
6829 | }, |
6830 | ||
6831 | /* X86_64_0D */ | |
6832 | { | |
bf890a93 | 6833 | { "pushP", { cs }, 0 }, |
c0f3af97 L |
6834 | }, |
6835 | ||
6836 | /* X86_64_16 */ | |
6837 | { | |
bf890a93 | 6838 | { "pushP", { ss }, 0 }, |
c0f3af97 L |
6839 | }, |
6840 | ||
6841 | /* X86_64_17 */ | |
6842 | { | |
bf890a93 | 6843 | { "popP", { ss }, 0 }, |
c0f3af97 L |
6844 | }, |
6845 | ||
6846 | /* X86_64_1E */ | |
6847 | { | |
bf890a93 | 6848 | { "pushP", { ds }, 0 }, |
c0f3af97 L |
6849 | }, |
6850 | ||
6851 | /* X86_64_1F */ | |
6852 | { | |
bf890a93 | 6853 | { "popP", { ds }, 0 }, |
c0f3af97 L |
6854 | }, |
6855 | ||
6856 | /* X86_64_27 */ | |
6857 | { | |
bf890a93 | 6858 | { "daa", { XX }, 0 }, |
c0f3af97 L |
6859 | }, |
6860 | ||
6861 | /* X86_64_2F */ | |
6862 | { | |
bf890a93 | 6863 | { "das", { XX }, 0 }, |
c0f3af97 L |
6864 | }, |
6865 | ||
6866 | /* X86_64_37 */ | |
6867 | { | |
bf890a93 | 6868 | { "aaa", { XX }, 0 }, |
c0f3af97 L |
6869 | }, |
6870 | ||
6871 | /* X86_64_3F */ | |
6872 | { | |
bf890a93 | 6873 | { "aas", { XX }, 0 }, |
c0f3af97 L |
6874 | }, |
6875 | ||
6876 | /* X86_64_60 */ | |
6877 | { | |
bf890a93 | 6878 | { "pushaP", { XX }, 0 }, |
c0f3af97 L |
6879 | }, |
6880 | ||
6881 | /* X86_64_61 */ | |
6882 | { | |
bf890a93 | 6883 | { "popaP", { XX }, 0 }, |
c0f3af97 L |
6884 | }, |
6885 | ||
6886 | /* X86_64_62 */ | |
6887 | { | |
6888 | { MOD_TABLE (MOD_62_32BIT) }, | |
43234a1e | 6889 | { EVEX_TABLE (EVEX_0F) }, |
c0f3af97 L |
6890 | }, |
6891 | ||
6892 | /* X86_64_63 */ | |
6893 | { | |
bf890a93 IT |
6894 | { "arpl", { Ew, Gw }, 0 }, |
6895 | { "movs{lq|xd}", { Gv, Ed }, 0 }, | |
c0f3af97 L |
6896 | }, |
6897 | ||
6898 | /* X86_64_6D */ | |
6899 | { | |
bf890a93 IT |
6900 | { "ins{R|}", { Yzr, indirDX }, 0 }, |
6901 | { "ins{G|}", { Yzr, indirDX }, 0 }, | |
c0f3af97 L |
6902 | }, |
6903 | ||
6904 | /* X86_64_6F */ | |
6905 | { | |
bf890a93 IT |
6906 | { "outs{R|}", { indirDXr, Xz }, 0 }, |
6907 | { "outs{G|}", { indirDXr, Xz }, 0 }, | |
c0f3af97 L |
6908 | }, |
6909 | ||
8b89fe14 L |
6910 | /* X86_64_82_REG_0 */ |
6911 | { | |
6912 | { "addA", { Ebh1, Ib }, 0 }, | |
6913 | }, | |
6914 | ||
6915 | /* X86_64_82_REG_1 */ | |
6916 | { | |
6917 | { "orA", { Ebh1, Ib }, 0 }, | |
6918 | }, | |
6919 | ||
6920 | /* X86_64_82_REG_2 */ | |
6921 | { | |
6922 | { "adcA", { Ebh1, Ib }, 0 }, | |
6923 | }, | |
6924 | ||
6925 | /* X86_64_82_REG_3 */ | |
6926 | { | |
6927 | { "sbbA", { Ebh1, Ib }, 0 }, | |
6928 | }, | |
6929 | ||
6930 | /* X86_64_82_REG_4 */ | |
6931 | { | |
6932 | { "andA", { Ebh1, Ib }, 0 }, | |
6933 | }, | |
6934 | ||
6935 | /* X86_64_82_REG_5 */ | |
6936 | { | |
6937 | { "subA", { Ebh1, Ib }, 0 }, | |
6938 | }, | |
6939 | ||
6940 | /* X86_64_82_REG_6 */ | |
6941 | { | |
6942 | { "xorA", { Ebh1, Ib }, 0 }, | |
6943 | }, | |
6944 | ||
6945 | /* X86_64_82_REG_7 */ | |
6946 | { | |
6947 | { "cmpA", { Eb, Ib }, 0 }, | |
6948 | }, | |
6949 | ||
c0f3af97 L |
6950 | /* X86_64_9A */ |
6951 | { | |
bf890a93 | 6952 | { "Jcall{T|}", { Ap }, 0 }, |
c0f3af97 L |
6953 | }, |
6954 | ||
6955 | /* X86_64_C4 */ | |
6956 | { | |
6957 | { MOD_TABLE (MOD_C4_32BIT) }, | |
6958 | { VEX_C4_TABLE (VEX_0F) }, | |
6959 | }, | |
6960 | ||
6961 | /* X86_64_C5 */ | |
6962 | { | |
6963 | { MOD_TABLE (MOD_C5_32BIT) }, | |
6964 | { VEX_C5_TABLE (VEX_0F) }, | |
6965 | }, | |
6966 | ||
6967 | /* X86_64_CE */ | |
6968 | { | |
bf890a93 | 6969 | { "into", { XX }, 0 }, |
c0f3af97 L |
6970 | }, |
6971 | ||
6972 | /* X86_64_D4 */ | |
6973 | { | |
bf890a93 | 6974 | { "aam", { Ib }, 0 }, |
c0f3af97 L |
6975 | }, |
6976 | ||
6977 | /* X86_64_D5 */ | |
6978 | { | |
bf890a93 | 6979 | { "aad", { Ib }, 0 }, |
c0f3af97 L |
6980 | }, |
6981 | ||
a72d2af2 L |
6982 | /* X86_64_E8 */ |
6983 | { | |
6984 | { "callP", { Jv, BND }, 0 }, | |
5db04b09 | 6985 | { "call@", { Jv, BND }, 0 } |
a72d2af2 L |
6986 | }, |
6987 | ||
6988 | /* X86_64_E9 */ | |
6989 | { | |
6990 | { "jmpP", { Jv, BND }, 0 }, | |
5db04b09 | 6991 | { "jmp@", { Jv, BND }, 0 } |
a72d2af2 L |
6992 | }, |
6993 | ||
c0f3af97 L |
6994 | /* X86_64_EA */ |
6995 | { | |
bf890a93 | 6996 | { "Jjmp{T|}", { Ap }, 0 }, |
c0f3af97 L |
6997 | }, |
6998 | ||
6999 | /* X86_64_0F01_REG_0 */ | |
7000 | { | |
bf890a93 IT |
7001 | { "sgdt{Q|IQ}", { M }, 0 }, |
7002 | { "sgdt", { M }, 0 }, | |
c0f3af97 L |
7003 | }, |
7004 | ||
7005 | /* X86_64_0F01_REG_1 */ | |
7006 | { | |
bf890a93 IT |
7007 | { "sidt{Q|IQ}", { M }, 0 }, |
7008 | { "sidt", { M }, 0 }, | |
c0f3af97 L |
7009 | }, |
7010 | ||
7011 | /* X86_64_0F01_REG_2 */ | |
7012 | { | |
bf890a93 IT |
7013 | { "lgdt{Q|Q}", { M }, 0 }, |
7014 | { "lgdt", { M }, 0 }, | |
c0f3af97 L |
7015 | }, |
7016 | ||
7017 | /* X86_64_0F01_REG_3 */ | |
7018 | { | |
bf890a93 IT |
7019 | { "lidt{Q|Q}", { M }, 0 }, |
7020 | { "lidt", { M }, 0 }, | |
c0f3af97 L |
7021 | }, |
7022 | }; | |
7023 | ||
7024 | static const struct dis386 three_byte_table[][256] = { | |
c1e679ec DR |
7025 | |
7026 | /* THREE_BYTE_0F38 */ | |
c0f3af97 L |
7027 | { |
7028 | /* 00 */ | |
507bd325 L |
7029 | { "pshufb", { MX, EM }, PREFIX_OPCODE }, |
7030 | { "phaddw", { MX, EM }, PREFIX_OPCODE }, | |
7031 | { "phaddd", { MX, EM }, PREFIX_OPCODE }, | |
7032 | { "phaddsw", { MX, EM }, PREFIX_OPCODE }, | |
7033 | { "pmaddubsw", { MX, EM }, PREFIX_OPCODE }, | |
7034 | { "phsubw", { MX, EM }, PREFIX_OPCODE }, | |
7035 | { "phsubd", { MX, EM }, PREFIX_OPCODE }, | |
7036 | { "phsubsw", { MX, EM }, PREFIX_OPCODE }, | |
c0f3af97 | 7037 | /* 08 */ |
507bd325 L |
7038 | { "psignb", { MX, EM }, PREFIX_OPCODE }, |
7039 | { "psignw", { MX, EM }, PREFIX_OPCODE }, | |
7040 | { "psignd", { MX, EM }, PREFIX_OPCODE }, | |
7041 | { "pmulhrsw", { MX, EM }, PREFIX_OPCODE }, | |
592d1631 L |
7042 | { Bad_Opcode }, |
7043 | { Bad_Opcode }, | |
7044 | { Bad_Opcode }, | |
7045 | { Bad_Opcode }, | |
f88c9eb0 SP |
7046 | /* 10 */ |
7047 | { PREFIX_TABLE (PREFIX_0F3810) }, | |
592d1631 L |
7048 | { Bad_Opcode }, |
7049 | { Bad_Opcode }, | |
7050 | { Bad_Opcode }, | |
f88c9eb0 SP |
7051 | { PREFIX_TABLE (PREFIX_0F3814) }, |
7052 | { PREFIX_TABLE (PREFIX_0F3815) }, | |
592d1631 | 7053 | { Bad_Opcode }, |
f88c9eb0 SP |
7054 | { PREFIX_TABLE (PREFIX_0F3817) }, |
7055 | /* 18 */ | |
592d1631 L |
7056 | { Bad_Opcode }, |
7057 | { Bad_Opcode }, | |
7058 | { Bad_Opcode }, | |
7059 | { Bad_Opcode }, | |
507bd325 L |
7060 | { "pabsb", { MX, EM }, PREFIX_OPCODE }, |
7061 | { "pabsw", { MX, EM }, PREFIX_OPCODE }, | |
7062 | { "pabsd", { MX, EM }, PREFIX_OPCODE }, | |
592d1631 | 7063 | { Bad_Opcode }, |
f88c9eb0 SP |
7064 | /* 20 */ |
7065 | { PREFIX_TABLE (PREFIX_0F3820) }, | |
7066 | { PREFIX_TABLE (PREFIX_0F3821) }, | |
7067 | { PREFIX_TABLE (PREFIX_0F3822) }, | |
7068 | { PREFIX_TABLE (PREFIX_0F3823) }, | |
7069 | { PREFIX_TABLE (PREFIX_0F3824) }, | |
7070 | { PREFIX_TABLE (PREFIX_0F3825) }, | |
592d1631 L |
7071 | { Bad_Opcode }, |
7072 | { Bad_Opcode }, | |
f88c9eb0 SP |
7073 | /* 28 */ |
7074 | { PREFIX_TABLE (PREFIX_0F3828) }, | |
7075 | { PREFIX_TABLE (PREFIX_0F3829) }, | |
7076 | { PREFIX_TABLE (PREFIX_0F382A) }, | |
7077 | { PREFIX_TABLE (PREFIX_0F382B) }, | |
592d1631 L |
7078 | { Bad_Opcode }, |
7079 | { Bad_Opcode }, | |
7080 | { Bad_Opcode }, | |
7081 | { Bad_Opcode }, | |
f88c9eb0 SP |
7082 | /* 30 */ |
7083 | { PREFIX_TABLE (PREFIX_0F3830) }, | |
7084 | { PREFIX_TABLE (PREFIX_0F3831) }, | |
7085 | { PREFIX_TABLE (PREFIX_0F3832) }, | |
7086 | { PREFIX_TABLE (PREFIX_0F3833) }, | |
7087 | { PREFIX_TABLE (PREFIX_0F3834) }, | |
7088 | { PREFIX_TABLE (PREFIX_0F3835) }, | |
592d1631 | 7089 | { Bad_Opcode }, |
f88c9eb0 SP |
7090 | { PREFIX_TABLE (PREFIX_0F3837) }, |
7091 | /* 38 */ | |
7092 | { PREFIX_TABLE (PREFIX_0F3838) }, | |
7093 | { PREFIX_TABLE (PREFIX_0F3839) }, | |
7094 | { PREFIX_TABLE (PREFIX_0F383A) }, | |
7095 | { PREFIX_TABLE (PREFIX_0F383B) }, | |
7096 | { PREFIX_TABLE (PREFIX_0F383C) }, | |
7097 | { PREFIX_TABLE (PREFIX_0F383D) }, | |
7098 | { PREFIX_TABLE (PREFIX_0F383E) }, | |
7099 | { PREFIX_TABLE (PREFIX_0F383F) }, | |
7100 | /* 40 */ | |
7101 | { PREFIX_TABLE (PREFIX_0F3840) }, | |
7102 | { PREFIX_TABLE (PREFIX_0F3841) }, | |
592d1631 L |
7103 | { Bad_Opcode }, |
7104 | { Bad_Opcode }, | |
7105 | { Bad_Opcode }, | |
7106 | { Bad_Opcode }, | |
7107 | { Bad_Opcode }, | |
7108 | { Bad_Opcode }, | |
f88c9eb0 | 7109 | /* 48 */ |
592d1631 L |
7110 | { Bad_Opcode }, |
7111 | { Bad_Opcode }, | |
7112 | { Bad_Opcode }, | |
7113 | { Bad_Opcode }, | |
7114 | { Bad_Opcode }, | |
7115 | { Bad_Opcode }, | |
7116 | { Bad_Opcode }, | |
7117 | { Bad_Opcode }, | |
f88c9eb0 | 7118 | /* 50 */ |
592d1631 L |
7119 | { Bad_Opcode }, |
7120 | { Bad_Opcode }, | |
7121 | { Bad_Opcode }, | |
7122 | { Bad_Opcode }, | |
7123 | { Bad_Opcode }, | |
7124 | { Bad_Opcode }, | |
7125 | { Bad_Opcode }, | |
7126 | { Bad_Opcode }, | |
f88c9eb0 | 7127 | /* 58 */ |
592d1631 L |
7128 | { Bad_Opcode }, |
7129 | { Bad_Opcode }, | |
7130 | { Bad_Opcode }, | |
7131 | { Bad_Opcode }, | |
7132 | { Bad_Opcode }, | |
7133 | { Bad_Opcode }, | |
7134 | { Bad_Opcode }, | |
7135 | { Bad_Opcode }, | |
f88c9eb0 | 7136 | /* 60 */ |
592d1631 L |
7137 | { Bad_Opcode }, |
7138 | { Bad_Opcode }, | |
7139 | { Bad_Opcode }, | |
7140 | { Bad_Opcode }, | |
7141 | { Bad_Opcode }, | |
7142 | { Bad_Opcode }, | |
7143 | { Bad_Opcode }, | |
7144 | { Bad_Opcode }, | |
f88c9eb0 | 7145 | /* 68 */ |
592d1631 L |
7146 | { Bad_Opcode }, |
7147 | { Bad_Opcode }, | |
7148 | { Bad_Opcode }, | |
7149 | { Bad_Opcode }, | |
7150 | { Bad_Opcode }, | |
7151 | { Bad_Opcode }, | |
7152 | { Bad_Opcode }, | |
7153 | { Bad_Opcode }, | |
f88c9eb0 | 7154 | /* 70 */ |
592d1631 L |
7155 | { Bad_Opcode }, |
7156 | { Bad_Opcode }, | |
7157 | { Bad_Opcode }, | |
7158 | { Bad_Opcode }, | |
7159 | { Bad_Opcode }, | |
7160 | { Bad_Opcode }, | |
7161 | { Bad_Opcode }, | |
7162 | { Bad_Opcode }, | |
f88c9eb0 | 7163 | /* 78 */ |
592d1631 L |
7164 | { Bad_Opcode }, |
7165 | { Bad_Opcode }, | |
7166 | { Bad_Opcode }, | |
7167 | { Bad_Opcode }, | |
7168 | { Bad_Opcode }, | |
7169 | { Bad_Opcode }, | |
7170 | { Bad_Opcode }, | |
7171 | { Bad_Opcode }, | |
f88c9eb0 SP |
7172 | /* 80 */ |
7173 | { PREFIX_TABLE (PREFIX_0F3880) }, | |
7174 | { PREFIX_TABLE (PREFIX_0F3881) }, | |
6c30d220 | 7175 | { PREFIX_TABLE (PREFIX_0F3882) }, |
592d1631 L |
7176 | { Bad_Opcode }, |
7177 | { Bad_Opcode }, | |
7178 | { Bad_Opcode }, | |
7179 | { Bad_Opcode }, | |
7180 | { Bad_Opcode }, | |
f88c9eb0 | 7181 | /* 88 */ |
592d1631 L |
7182 | { Bad_Opcode }, |
7183 | { Bad_Opcode }, | |
7184 | { Bad_Opcode }, | |
7185 | { Bad_Opcode }, | |
7186 | { Bad_Opcode }, | |
7187 | { Bad_Opcode }, | |
7188 | { Bad_Opcode }, | |
7189 | { Bad_Opcode }, | |
f88c9eb0 | 7190 | /* 90 */ |
592d1631 L |
7191 | { Bad_Opcode }, |
7192 | { Bad_Opcode }, | |
7193 | { Bad_Opcode }, | |
7194 | { Bad_Opcode }, | |
7195 | { Bad_Opcode }, | |
7196 | { Bad_Opcode }, | |
7197 | { Bad_Opcode }, | |
7198 | { Bad_Opcode }, | |
f88c9eb0 | 7199 | /* 98 */ |
592d1631 L |
7200 | { Bad_Opcode }, |
7201 | { Bad_Opcode }, | |
7202 | { Bad_Opcode }, | |
7203 | { Bad_Opcode }, | |
7204 | { Bad_Opcode }, | |
7205 | { Bad_Opcode }, | |
7206 | { Bad_Opcode }, | |
7207 | { Bad_Opcode }, | |
f88c9eb0 | 7208 | /* a0 */ |
592d1631 L |
7209 | { Bad_Opcode }, |
7210 | { Bad_Opcode }, | |
7211 | { Bad_Opcode }, | |
7212 | { Bad_Opcode }, | |
7213 | { Bad_Opcode }, | |
7214 | { Bad_Opcode }, | |
7215 | { Bad_Opcode }, | |
7216 | { Bad_Opcode }, | |
f88c9eb0 | 7217 | /* a8 */ |
592d1631 L |
7218 | { Bad_Opcode }, |
7219 | { Bad_Opcode }, | |
7220 | { Bad_Opcode }, | |
7221 | { Bad_Opcode }, | |
7222 | { Bad_Opcode }, | |
7223 | { Bad_Opcode }, | |
7224 | { Bad_Opcode }, | |
7225 | { Bad_Opcode }, | |
f88c9eb0 | 7226 | /* b0 */ |
592d1631 L |
7227 | { Bad_Opcode }, |
7228 | { Bad_Opcode }, | |
7229 | { Bad_Opcode }, | |
7230 | { Bad_Opcode }, | |
7231 | { Bad_Opcode }, | |
7232 | { Bad_Opcode }, | |
7233 | { Bad_Opcode }, | |
7234 | { Bad_Opcode }, | |
f88c9eb0 | 7235 | /* b8 */ |
592d1631 L |
7236 | { Bad_Opcode }, |
7237 | { Bad_Opcode }, | |
7238 | { Bad_Opcode }, | |
7239 | { Bad_Opcode }, | |
7240 | { Bad_Opcode }, | |
7241 | { Bad_Opcode }, | |
7242 | { Bad_Opcode }, | |
7243 | { Bad_Opcode }, | |
f88c9eb0 | 7244 | /* c0 */ |
592d1631 L |
7245 | { Bad_Opcode }, |
7246 | { Bad_Opcode }, | |
7247 | { Bad_Opcode }, | |
7248 | { Bad_Opcode }, | |
7249 | { Bad_Opcode }, | |
7250 | { Bad_Opcode }, | |
7251 | { Bad_Opcode }, | |
7252 | { Bad_Opcode }, | |
f88c9eb0 | 7253 | /* c8 */ |
a0046408 L |
7254 | { PREFIX_TABLE (PREFIX_0F38C8) }, |
7255 | { PREFIX_TABLE (PREFIX_0F38C9) }, | |
7256 | { PREFIX_TABLE (PREFIX_0F38CA) }, | |
7257 | { PREFIX_TABLE (PREFIX_0F38CB) }, | |
7258 | { PREFIX_TABLE (PREFIX_0F38CC) }, | |
7259 | { PREFIX_TABLE (PREFIX_0F38CD) }, | |
592d1631 L |
7260 | { Bad_Opcode }, |
7261 | { Bad_Opcode }, | |
f88c9eb0 | 7262 | /* d0 */ |
592d1631 L |
7263 | { Bad_Opcode }, |
7264 | { Bad_Opcode }, | |
7265 | { Bad_Opcode }, | |
7266 | { Bad_Opcode }, | |
7267 | { Bad_Opcode }, | |
7268 | { Bad_Opcode }, | |
7269 | { Bad_Opcode }, | |
7270 | { Bad_Opcode }, | |
f88c9eb0 | 7271 | /* d8 */ |
592d1631 L |
7272 | { Bad_Opcode }, |
7273 | { Bad_Opcode }, | |
7274 | { Bad_Opcode }, | |
f88c9eb0 SP |
7275 | { PREFIX_TABLE (PREFIX_0F38DB) }, |
7276 | { PREFIX_TABLE (PREFIX_0F38DC) }, | |
7277 | { PREFIX_TABLE (PREFIX_0F38DD) }, | |
7278 | { PREFIX_TABLE (PREFIX_0F38DE) }, | |
7279 | { PREFIX_TABLE (PREFIX_0F38DF) }, | |
7280 | /* e0 */ | |
592d1631 L |
7281 | { Bad_Opcode }, |
7282 | { Bad_Opcode }, | |
7283 | { Bad_Opcode }, | |
7284 | { Bad_Opcode }, | |
7285 | { Bad_Opcode }, | |
7286 | { Bad_Opcode }, | |
7287 | { Bad_Opcode }, | |
7288 | { Bad_Opcode }, | |
f88c9eb0 | 7289 | /* e8 */ |
592d1631 L |
7290 | { Bad_Opcode }, |
7291 | { Bad_Opcode }, | |
7292 | { Bad_Opcode }, | |
7293 | { Bad_Opcode }, | |
7294 | { Bad_Opcode }, | |
7295 | { Bad_Opcode }, | |
7296 | { Bad_Opcode }, | |
7297 | { Bad_Opcode }, | |
f88c9eb0 SP |
7298 | /* f0 */ |
7299 | { PREFIX_TABLE (PREFIX_0F38F0) }, | |
7300 | { PREFIX_TABLE (PREFIX_0F38F1) }, | |
592d1631 L |
7301 | { Bad_Opcode }, |
7302 | { Bad_Opcode }, | |
7303 | { Bad_Opcode }, | |
7304 | { Bad_Opcode }, | |
e2e1fcde | 7305 | { PREFIX_TABLE (PREFIX_0F38F6) }, |
592d1631 | 7306 | { Bad_Opcode }, |
f88c9eb0 | 7307 | /* f8 */ |
592d1631 L |
7308 | { Bad_Opcode }, |
7309 | { Bad_Opcode }, | |
7310 | { Bad_Opcode }, | |
7311 | { Bad_Opcode }, | |
7312 | { Bad_Opcode }, | |
7313 | { Bad_Opcode }, | |
7314 | { Bad_Opcode }, | |
7315 | { Bad_Opcode }, | |
f88c9eb0 SP |
7316 | }, |
7317 | /* THREE_BYTE_0F3A */ | |
7318 | { | |
7319 | /* 00 */ | |
592d1631 L |
7320 | { Bad_Opcode }, |
7321 | { Bad_Opcode }, | |
7322 | { Bad_Opcode }, | |
7323 | { Bad_Opcode }, | |
7324 | { Bad_Opcode }, | |
7325 | { Bad_Opcode }, | |
7326 | { Bad_Opcode }, | |
7327 | { Bad_Opcode }, | |
f88c9eb0 SP |
7328 | /* 08 */ |
7329 | { PREFIX_TABLE (PREFIX_0F3A08) }, | |
7330 | { PREFIX_TABLE (PREFIX_0F3A09) }, | |
7331 | { PREFIX_TABLE (PREFIX_0F3A0A) }, | |
7332 | { PREFIX_TABLE (PREFIX_0F3A0B) }, | |
7333 | { PREFIX_TABLE (PREFIX_0F3A0C) }, | |
7334 | { PREFIX_TABLE (PREFIX_0F3A0D) }, | |
7335 | { PREFIX_TABLE (PREFIX_0F3A0E) }, | |
507bd325 | 7336 | { "palignr", { MX, EM, Ib }, PREFIX_OPCODE }, |
f88c9eb0 | 7337 | /* 10 */ |
592d1631 L |
7338 | { Bad_Opcode }, |
7339 | { Bad_Opcode }, | |
7340 | { Bad_Opcode }, | |
7341 | { Bad_Opcode }, | |
f88c9eb0 SP |
7342 | { PREFIX_TABLE (PREFIX_0F3A14) }, |
7343 | { PREFIX_TABLE (PREFIX_0F3A15) }, | |
7344 | { PREFIX_TABLE (PREFIX_0F3A16) }, | |
7345 | { PREFIX_TABLE (PREFIX_0F3A17) }, | |
7346 | /* 18 */ | |
592d1631 L |
7347 | { Bad_Opcode }, |
7348 | { Bad_Opcode }, | |
7349 | { Bad_Opcode }, | |
7350 | { Bad_Opcode }, | |
7351 | { Bad_Opcode }, | |
7352 | { Bad_Opcode }, | |
7353 | { Bad_Opcode }, | |
7354 | { Bad_Opcode }, | |
f88c9eb0 SP |
7355 | /* 20 */ |
7356 | { PREFIX_TABLE (PREFIX_0F3A20) }, | |
7357 | { PREFIX_TABLE (PREFIX_0F3A21) }, | |
7358 | { PREFIX_TABLE (PREFIX_0F3A22) }, | |
592d1631 L |
7359 | { Bad_Opcode }, |
7360 | { Bad_Opcode }, | |
7361 | { Bad_Opcode }, | |
7362 | { Bad_Opcode }, | |
7363 | { Bad_Opcode }, | |
f88c9eb0 | 7364 | /* 28 */ |
592d1631 L |
7365 | { Bad_Opcode }, |
7366 | { Bad_Opcode }, | |
7367 | { Bad_Opcode }, | |
7368 | { Bad_Opcode }, | |
7369 | { Bad_Opcode }, | |
7370 | { Bad_Opcode }, | |
7371 | { Bad_Opcode }, | |
7372 | { Bad_Opcode }, | |
f88c9eb0 | 7373 | /* 30 */ |
592d1631 L |
7374 | { Bad_Opcode }, |
7375 | { Bad_Opcode }, | |
7376 | { Bad_Opcode }, | |
7377 | { Bad_Opcode }, | |
7378 | { Bad_Opcode }, | |
7379 | { Bad_Opcode }, | |
7380 | { Bad_Opcode }, | |
7381 | { Bad_Opcode }, | |
f88c9eb0 | 7382 | /* 38 */ |
592d1631 L |
7383 | { Bad_Opcode }, |
7384 | { Bad_Opcode }, | |
7385 | { Bad_Opcode }, | |
7386 | { Bad_Opcode }, | |
7387 | { Bad_Opcode }, | |
7388 | { Bad_Opcode }, | |
7389 | { Bad_Opcode }, | |
7390 | { Bad_Opcode }, | |
f88c9eb0 SP |
7391 | /* 40 */ |
7392 | { PREFIX_TABLE (PREFIX_0F3A40) }, | |
7393 | { PREFIX_TABLE (PREFIX_0F3A41) }, | |
7394 | { PREFIX_TABLE (PREFIX_0F3A42) }, | |
592d1631 | 7395 | { Bad_Opcode }, |
f88c9eb0 | 7396 | { PREFIX_TABLE (PREFIX_0F3A44) }, |
592d1631 L |
7397 | { Bad_Opcode }, |
7398 | { Bad_Opcode }, | |
7399 | { Bad_Opcode }, | |
f88c9eb0 | 7400 | /* 48 */ |
592d1631 L |
7401 | { Bad_Opcode }, |
7402 | { Bad_Opcode }, | |
7403 | { Bad_Opcode }, | |
7404 | { Bad_Opcode }, | |
7405 | { Bad_Opcode }, | |
7406 | { Bad_Opcode }, | |
7407 | { Bad_Opcode }, | |
7408 | { Bad_Opcode }, | |
f88c9eb0 | 7409 | /* 50 */ |
592d1631 L |
7410 | { Bad_Opcode }, |
7411 | { Bad_Opcode }, | |
7412 | { Bad_Opcode }, | |
7413 | { Bad_Opcode }, | |
7414 | { Bad_Opcode }, | |
7415 | { Bad_Opcode }, | |
7416 | { Bad_Opcode }, | |
7417 | { Bad_Opcode }, | |
f88c9eb0 | 7418 | /* 58 */ |
592d1631 L |
7419 | { Bad_Opcode }, |
7420 | { Bad_Opcode }, | |
7421 | { Bad_Opcode }, | |
7422 | { Bad_Opcode }, | |
7423 | { Bad_Opcode }, | |
7424 | { Bad_Opcode }, | |
7425 | { Bad_Opcode }, | |
7426 | { Bad_Opcode }, | |
f88c9eb0 SP |
7427 | /* 60 */ |
7428 | { PREFIX_TABLE (PREFIX_0F3A60) }, | |
7429 | { PREFIX_TABLE (PREFIX_0F3A61) }, | |
7430 | { PREFIX_TABLE (PREFIX_0F3A62) }, | |
7431 | { PREFIX_TABLE (PREFIX_0F3A63) }, | |
592d1631 L |
7432 | { Bad_Opcode }, |
7433 | { Bad_Opcode }, | |
7434 | { Bad_Opcode }, | |
7435 | { Bad_Opcode }, | |
f88c9eb0 | 7436 | /* 68 */ |
592d1631 L |
7437 | { Bad_Opcode }, |
7438 | { Bad_Opcode }, | |
7439 | { Bad_Opcode }, | |
7440 | { Bad_Opcode }, | |
7441 | { Bad_Opcode }, | |
7442 | { Bad_Opcode }, | |
7443 | { Bad_Opcode }, | |
7444 | { Bad_Opcode }, | |
f88c9eb0 | 7445 | /* 70 */ |
592d1631 L |
7446 | { Bad_Opcode }, |
7447 | { Bad_Opcode }, | |
7448 | { Bad_Opcode }, | |
7449 | { Bad_Opcode }, | |
7450 | { Bad_Opcode }, | |
7451 | { Bad_Opcode }, | |
7452 | { Bad_Opcode }, | |
7453 | { Bad_Opcode }, | |
f88c9eb0 | 7454 | /* 78 */ |
592d1631 L |
7455 | { Bad_Opcode }, |
7456 | { Bad_Opcode }, | |
7457 | { Bad_Opcode }, | |
7458 | { Bad_Opcode }, | |
7459 | { Bad_Opcode }, | |
7460 | { Bad_Opcode }, | |
7461 | { Bad_Opcode }, | |
7462 | { Bad_Opcode }, | |
f88c9eb0 | 7463 | /* 80 */ |
592d1631 L |
7464 | { Bad_Opcode }, |
7465 | { Bad_Opcode }, | |
7466 | { Bad_Opcode }, | |
7467 | { Bad_Opcode }, | |
7468 | { Bad_Opcode }, | |
7469 | { Bad_Opcode }, | |
7470 | { Bad_Opcode }, | |
7471 | { Bad_Opcode }, | |
f88c9eb0 | 7472 | /* 88 */ |
592d1631 L |
7473 | { Bad_Opcode }, |
7474 | { Bad_Opcode }, | |
7475 | { Bad_Opcode }, | |
7476 | { Bad_Opcode }, | |
7477 | { Bad_Opcode }, | |
7478 | { Bad_Opcode }, | |
7479 | { Bad_Opcode }, | |
7480 | { Bad_Opcode }, | |
f88c9eb0 | 7481 | /* 90 */ |
592d1631 L |
7482 | { Bad_Opcode }, |
7483 | { Bad_Opcode }, | |
7484 | { Bad_Opcode }, | |
7485 | { Bad_Opcode }, | |
7486 | { Bad_Opcode }, | |
7487 | { Bad_Opcode }, | |
7488 | { Bad_Opcode }, | |
7489 | { Bad_Opcode }, | |
f88c9eb0 | 7490 | /* 98 */ |
592d1631 L |
7491 | { Bad_Opcode }, |
7492 | { Bad_Opcode }, | |
7493 | { Bad_Opcode }, | |
7494 | { Bad_Opcode }, | |
7495 | { Bad_Opcode }, | |
7496 | { Bad_Opcode }, | |
7497 | { Bad_Opcode }, | |
7498 | { Bad_Opcode }, | |
f88c9eb0 | 7499 | /* a0 */ |
592d1631 L |
7500 | { Bad_Opcode }, |
7501 | { Bad_Opcode }, | |
7502 | { Bad_Opcode }, | |
7503 | { Bad_Opcode }, | |
7504 | { Bad_Opcode }, | |
7505 | { Bad_Opcode }, | |
7506 | { Bad_Opcode }, | |
7507 | { Bad_Opcode }, | |
f88c9eb0 | 7508 | /* a8 */ |
592d1631 L |
7509 | { Bad_Opcode }, |
7510 | { Bad_Opcode }, | |
7511 | { Bad_Opcode }, | |
7512 | { Bad_Opcode }, | |
7513 | { Bad_Opcode }, | |
7514 | { Bad_Opcode }, | |
7515 | { Bad_Opcode }, | |
7516 | { Bad_Opcode }, | |
f88c9eb0 | 7517 | /* b0 */ |
592d1631 L |
7518 | { Bad_Opcode }, |
7519 | { Bad_Opcode }, | |
7520 | { Bad_Opcode }, | |
7521 | { Bad_Opcode }, | |
7522 | { Bad_Opcode }, | |
7523 | { Bad_Opcode }, | |
7524 | { Bad_Opcode }, | |
7525 | { Bad_Opcode }, | |
f88c9eb0 | 7526 | /* b8 */ |
592d1631 L |
7527 | { Bad_Opcode }, |
7528 | { Bad_Opcode }, | |
7529 | { Bad_Opcode }, | |
7530 | { Bad_Opcode }, | |
7531 | { Bad_Opcode }, | |
7532 | { Bad_Opcode }, | |
7533 | { Bad_Opcode }, | |
7534 | { Bad_Opcode }, | |
f88c9eb0 | 7535 | /* c0 */ |
592d1631 L |
7536 | { Bad_Opcode }, |
7537 | { Bad_Opcode }, | |
7538 | { Bad_Opcode }, | |
7539 | { Bad_Opcode }, | |
7540 | { Bad_Opcode }, | |
7541 | { Bad_Opcode }, | |
7542 | { Bad_Opcode }, | |
7543 | { Bad_Opcode }, | |
f88c9eb0 | 7544 | /* c8 */ |
592d1631 L |
7545 | { Bad_Opcode }, |
7546 | { Bad_Opcode }, | |
7547 | { Bad_Opcode }, | |
7548 | { Bad_Opcode }, | |
a0046408 | 7549 | { PREFIX_TABLE (PREFIX_0F3ACC) }, |
592d1631 L |
7550 | { Bad_Opcode }, |
7551 | { Bad_Opcode }, | |
7552 | { Bad_Opcode }, | |
f88c9eb0 | 7553 | /* d0 */ |
592d1631 L |
7554 | { Bad_Opcode }, |
7555 | { Bad_Opcode }, | |
7556 | { Bad_Opcode }, | |
7557 | { Bad_Opcode }, | |
7558 | { Bad_Opcode }, | |
7559 | { Bad_Opcode }, | |
7560 | { Bad_Opcode }, | |
7561 | { Bad_Opcode }, | |
f88c9eb0 | 7562 | /* d8 */ |
592d1631 L |
7563 | { Bad_Opcode }, |
7564 | { Bad_Opcode }, | |
7565 | { Bad_Opcode }, | |
7566 | { Bad_Opcode }, | |
7567 | { Bad_Opcode }, | |
7568 | { Bad_Opcode }, | |
7569 | { Bad_Opcode }, | |
f88c9eb0 SP |
7570 | { PREFIX_TABLE (PREFIX_0F3ADF) }, |
7571 | /* e0 */ | |
592d1631 L |
7572 | { Bad_Opcode }, |
7573 | { Bad_Opcode }, | |
7574 | { Bad_Opcode }, | |
7575 | { Bad_Opcode }, | |
7576 | { Bad_Opcode }, | |
7577 | { Bad_Opcode }, | |
7578 | { Bad_Opcode }, | |
7579 | { Bad_Opcode }, | |
f88c9eb0 | 7580 | /* e8 */ |
592d1631 L |
7581 | { Bad_Opcode }, |
7582 | { Bad_Opcode }, | |
7583 | { Bad_Opcode }, | |
7584 | { Bad_Opcode }, | |
7585 | { Bad_Opcode }, | |
7586 | { Bad_Opcode }, | |
7587 | { Bad_Opcode }, | |
7588 | { Bad_Opcode }, | |
f88c9eb0 | 7589 | /* f0 */ |
592d1631 L |
7590 | { Bad_Opcode }, |
7591 | { Bad_Opcode }, | |
7592 | { Bad_Opcode }, | |
7593 | { Bad_Opcode }, | |
7594 | { Bad_Opcode }, | |
7595 | { Bad_Opcode }, | |
7596 | { Bad_Opcode }, | |
7597 | { Bad_Opcode }, | |
f88c9eb0 | 7598 | /* f8 */ |
592d1631 L |
7599 | { Bad_Opcode }, |
7600 | { Bad_Opcode }, | |
7601 | { Bad_Opcode }, | |
7602 | { Bad_Opcode }, | |
7603 | { Bad_Opcode }, | |
7604 | { Bad_Opcode }, | |
7605 | { Bad_Opcode }, | |
7606 | { Bad_Opcode }, | |
f88c9eb0 SP |
7607 | }, |
7608 | ||
7609 | /* THREE_BYTE_0F7A */ | |
7610 | { | |
7611 | /* 00 */ | |
592d1631 L |
7612 | { Bad_Opcode }, |
7613 | { Bad_Opcode }, | |
7614 | { Bad_Opcode }, | |
7615 | { Bad_Opcode }, | |
7616 | { Bad_Opcode }, | |
7617 | { Bad_Opcode }, | |
7618 | { Bad_Opcode }, | |
7619 | { Bad_Opcode }, | |
f88c9eb0 | 7620 | /* 08 */ |
592d1631 L |
7621 | { Bad_Opcode }, |
7622 | { Bad_Opcode }, | |
7623 | { Bad_Opcode }, | |
7624 | { Bad_Opcode }, | |
7625 | { Bad_Opcode }, | |
7626 | { Bad_Opcode }, | |
7627 | { Bad_Opcode }, | |
7628 | { Bad_Opcode }, | |
f88c9eb0 | 7629 | /* 10 */ |
592d1631 L |
7630 | { Bad_Opcode }, |
7631 | { Bad_Opcode }, | |
7632 | { Bad_Opcode }, | |
7633 | { Bad_Opcode }, | |
7634 | { Bad_Opcode }, | |
7635 | { Bad_Opcode }, | |
7636 | { Bad_Opcode }, | |
7637 | { Bad_Opcode }, | |
f88c9eb0 | 7638 | /* 18 */ |
592d1631 L |
7639 | { Bad_Opcode }, |
7640 | { Bad_Opcode }, | |
7641 | { Bad_Opcode }, | |
7642 | { Bad_Opcode }, | |
7643 | { Bad_Opcode }, | |
7644 | { Bad_Opcode }, | |
7645 | { Bad_Opcode }, | |
7646 | { Bad_Opcode }, | |
f88c9eb0 | 7647 | /* 20 */ |
da8d7d66 | 7648 | { Bad_Opcode }, |
592d1631 L |
7649 | { Bad_Opcode }, |
7650 | { Bad_Opcode }, | |
7651 | { Bad_Opcode }, | |
7652 | { Bad_Opcode }, | |
7653 | { Bad_Opcode }, | |
7654 | { Bad_Opcode }, | |
7655 | { Bad_Opcode }, | |
f88c9eb0 | 7656 | /* 28 */ |
592d1631 L |
7657 | { Bad_Opcode }, |
7658 | { Bad_Opcode }, | |
7659 | { Bad_Opcode }, | |
7660 | { Bad_Opcode }, | |
7661 | { Bad_Opcode }, | |
7662 | { Bad_Opcode }, | |
7663 | { Bad_Opcode }, | |
7664 | { Bad_Opcode }, | |
f88c9eb0 | 7665 | /* 30 */ |
592d1631 L |
7666 | { Bad_Opcode }, |
7667 | { Bad_Opcode }, | |
7668 | { Bad_Opcode }, | |
7669 | { Bad_Opcode }, | |
7670 | { Bad_Opcode }, | |
7671 | { Bad_Opcode }, | |
7672 | { Bad_Opcode }, | |
7673 | { Bad_Opcode }, | |
f88c9eb0 | 7674 | /* 38 */ |
592d1631 L |
7675 | { Bad_Opcode }, |
7676 | { Bad_Opcode }, | |
7677 | { Bad_Opcode }, | |
7678 | { Bad_Opcode }, | |
7679 | { Bad_Opcode }, | |
7680 | { Bad_Opcode }, | |
7681 | { Bad_Opcode }, | |
7682 | { Bad_Opcode }, | |
f88c9eb0 | 7683 | /* 40 */ |
592d1631 | 7684 | { Bad_Opcode }, |
507bd325 L |
7685 | { "phaddbw", { XM, EXq }, PREFIX_OPCODE }, |
7686 | { "phaddbd", { XM, EXq }, PREFIX_OPCODE }, | |
7687 | { "phaddbq", { XM, EXq }, PREFIX_OPCODE }, | |
592d1631 L |
7688 | { Bad_Opcode }, |
7689 | { Bad_Opcode }, | |
507bd325 L |
7690 | { "phaddwd", { XM, EXq }, PREFIX_OPCODE }, |
7691 | { "phaddwq", { XM, EXq }, PREFIX_OPCODE }, | |
f88c9eb0 | 7692 | /* 48 */ |
592d1631 L |
7693 | { Bad_Opcode }, |
7694 | { Bad_Opcode }, | |
7695 | { Bad_Opcode }, | |
507bd325 | 7696 | { "phadddq", { XM, EXq }, PREFIX_OPCODE }, |
592d1631 L |
7697 | { Bad_Opcode }, |
7698 | { Bad_Opcode }, | |
7699 | { Bad_Opcode }, | |
7700 | { Bad_Opcode }, | |
f88c9eb0 | 7701 | /* 50 */ |
592d1631 | 7702 | { Bad_Opcode }, |
507bd325 L |
7703 | { "phaddubw", { XM, EXq }, PREFIX_OPCODE }, |
7704 | { "phaddubd", { XM, EXq }, PREFIX_OPCODE }, | |
7705 | { "phaddubq", { XM, EXq }, PREFIX_OPCODE }, | |
592d1631 L |
7706 | { Bad_Opcode }, |
7707 | { Bad_Opcode }, | |
507bd325 L |
7708 | { "phadduwd", { XM, EXq }, PREFIX_OPCODE }, |
7709 | { "phadduwq", { XM, EXq }, PREFIX_OPCODE }, | |
f88c9eb0 | 7710 | /* 58 */ |
592d1631 L |
7711 | { Bad_Opcode }, |
7712 | { Bad_Opcode }, | |
7713 | { Bad_Opcode }, | |
507bd325 | 7714 | { "phaddudq", { XM, EXq }, PREFIX_OPCODE }, |
592d1631 L |
7715 | { Bad_Opcode }, |
7716 | { Bad_Opcode }, | |
7717 | { Bad_Opcode }, | |
7718 | { Bad_Opcode }, | |
f88c9eb0 | 7719 | /* 60 */ |
592d1631 | 7720 | { Bad_Opcode }, |
507bd325 L |
7721 | { "phsubbw", { XM, EXq }, PREFIX_OPCODE }, |
7722 | { "phsubbd", { XM, EXq }, PREFIX_OPCODE }, | |
7723 | { "phsubbq", { XM, EXq }, PREFIX_OPCODE }, | |
592d1631 L |
7724 | { Bad_Opcode }, |
7725 | { Bad_Opcode }, | |
7726 | { Bad_Opcode }, | |
7727 | { Bad_Opcode }, | |
4e7d34a6 | 7728 | /* 68 */ |
592d1631 L |
7729 | { Bad_Opcode }, |
7730 | { Bad_Opcode }, | |
7731 | { Bad_Opcode }, | |
7732 | { Bad_Opcode }, | |
7733 | { Bad_Opcode }, | |
7734 | { Bad_Opcode }, | |
7735 | { Bad_Opcode }, | |
7736 | { Bad_Opcode }, | |
85f10a01 | 7737 | /* 70 */ |
592d1631 L |
7738 | { Bad_Opcode }, |
7739 | { Bad_Opcode }, | |
7740 | { Bad_Opcode }, | |
7741 | { Bad_Opcode }, | |
7742 | { Bad_Opcode }, | |
7743 | { Bad_Opcode }, | |
7744 | { Bad_Opcode }, | |
7745 | { Bad_Opcode }, | |
85f10a01 | 7746 | /* 78 */ |
592d1631 L |
7747 | { Bad_Opcode }, |
7748 | { Bad_Opcode }, | |
7749 | { Bad_Opcode }, | |
7750 | { Bad_Opcode }, | |
7751 | { Bad_Opcode }, | |
7752 | { Bad_Opcode }, | |
7753 | { Bad_Opcode }, | |
7754 | { Bad_Opcode }, | |
85f10a01 | 7755 | /* 80 */ |
592d1631 L |
7756 | { Bad_Opcode }, |
7757 | { Bad_Opcode }, | |
7758 | { Bad_Opcode }, | |
7759 | { Bad_Opcode }, | |
7760 | { Bad_Opcode }, | |
7761 | { Bad_Opcode }, | |
7762 | { Bad_Opcode }, | |
7763 | { Bad_Opcode }, | |
85f10a01 | 7764 | /* 88 */ |
592d1631 L |
7765 | { Bad_Opcode }, |
7766 | { Bad_Opcode }, | |
7767 | { Bad_Opcode }, | |
7768 | { Bad_Opcode }, | |
7769 | { Bad_Opcode }, | |
7770 | { Bad_Opcode }, | |
7771 | { Bad_Opcode }, | |
7772 | { Bad_Opcode }, | |
85f10a01 | 7773 | /* 90 */ |
592d1631 L |
7774 | { Bad_Opcode }, |
7775 | { Bad_Opcode }, | |
7776 | { Bad_Opcode }, | |
7777 | { Bad_Opcode }, | |
7778 | { Bad_Opcode }, | |
7779 | { Bad_Opcode }, | |
7780 | { Bad_Opcode }, | |
7781 | { Bad_Opcode }, | |
85f10a01 | 7782 | /* 98 */ |
592d1631 L |
7783 | { Bad_Opcode }, |
7784 | { Bad_Opcode }, | |
7785 | { Bad_Opcode }, | |
7786 | { Bad_Opcode }, | |
7787 | { Bad_Opcode }, | |
7788 | { Bad_Opcode }, | |
7789 | { Bad_Opcode }, | |
7790 | { Bad_Opcode }, | |
85f10a01 | 7791 | /* a0 */ |
592d1631 L |
7792 | { Bad_Opcode }, |
7793 | { Bad_Opcode }, | |
7794 | { Bad_Opcode }, | |
7795 | { Bad_Opcode }, | |
7796 | { Bad_Opcode }, | |
7797 | { Bad_Opcode }, | |
7798 | { Bad_Opcode }, | |
7799 | { Bad_Opcode }, | |
85f10a01 | 7800 | /* a8 */ |
592d1631 L |
7801 | { Bad_Opcode }, |
7802 | { Bad_Opcode }, | |
7803 | { Bad_Opcode }, | |
7804 | { Bad_Opcode }, | |
7805 | { Bad_Opcode }, | |
7806 | { Bad_Opcode }, | |
7807 | { Bad_Opcode }, | |
7808 | { Bad_Opcode }, | |
85f10a01 | 7809 | /* b0 */ |
592d1631 L |
7810 | { Bad_Opcode }, |
7811 | { Bad_Opcode }, | |
7812 | { Bad_Opcode }, | |
7813 | { Bad_Opcode }, | |
7814 | { Bad_Opcode }, | |
7815 | { Bad_Opcode }, | |
7816 | { Bad_Opcode }, | |
7817 | { Bad_Opcode }, | |
85f10a01 | 7818 | /* b8 */ |
592d1631 L |
7819 | { Bad_Opcode }, |
7820 | { Bad_Opcode }, | |
7821 | { Bad_Opcode }, | |
7822 | { Bad_Opcode }, | |
7823 | { Bad_Opcode }, | |
7824 | { Bad_Opcode }, | |
7825 | { Bad_Opcode }, | |
7826 | { Bad_Opcode }, | |
85f10a01 | 7827 | /* c0 */ |
592d1631 L |
7828 | { Bad_Opcode }, |
7829 | { Bad_Opcode }, | |
7830 | { Bad_Opcode }, | |
7831 | { Bad_Opcode }, | |
7832 | { Bad_Opcode }, | |
7833 | { Bad_Opcode }, | |
7834 | { Bad_Opcode }, | |
7835 | { Bad_Opcode }, | |
85f10a01 | 7836 | /* c8 */ |
592d1631 L |
7837 | { Bad_Opcode }, |
7838 | { Bad_Opcode }, | |
7839 | { Bad_Opcode }, | |
7840 | { Bad_Opcode }, | |
7841 | { Bad_Opcode }, | |
7842 | { Bad_Opcode }, | |
7843 | { Bad_Opcode }, | |
7844 | { Bad_Opcode }, | |
85f10a01 | 7845 | /* d0 */ |
592d1631 L |
7846 | { Bad_Opcode }, |
7847 | { Bad_Opcode }, | |
7848 | { Bad_Opcode }, | |
7849 | { Bad_Opcode }, | |
7850 | { Bad_Opcode }, | |
7851 | { Bad_Opcode }, | |
7852 | { Bad_Opcode }, | |
7853 | { Bad_Opcode }, | |
85f10a01 | 7854 | /* d8 */ |
592d1631 L |
7855 | { Bad_Opcode }, |
7856 | { Bad_Opcode }, | |
7857 | { Bad_Opcode }, | |
7858 | { Bad_Opcode }, | |
7859 | { Bad_Opcode }, | |
7860 | { Bad_Opcode }, | |
7861 | { Bad_Opcode }, | |
7862 | { Bad_Opcode }, | |
85f10a01 | 7863 | /* e0 */ |
592d1631 L |
7864 | { Bad_Opcode }, |
7865 | { Bad_Opcode }, | |
7866 | { Bad_Opcode }, | |
7867 | { Bad_Opcode }, | |
7868 | { Bad_Opcode }, | |
7869 | { Bad_Opcode }, | |
7870 | { Bad_Opcode }, | |
7871 | { Bad_Opcode }, | |
85f10a01 | 7872 | /* e8 */ |
592d1631 L |
7873 | { Bad_Opcode }, |
7874 | { Bad_Opcode }, | |
7875 | { Bad_Opcode }, | |
7876 | { Bad_Opcode }, | |
7877 | { Bad_Opcode }, | |
7878 | { Bad_Opcode }, | |
7879 | { Bad_Opcode }, | |
7880 | { Bad_Opcode }, | |
85f10a01 | 7881 | /* f0 */ |
592d1631 L |
7882 | { Bad_Opcode }, |
7883 | { Bad_Opcode }, | |
7884 | { Bad_Opcode }, | |
7885 | { Bad_Opcode }, | |
7886 | { Bad_Opcode }, | |
7887 | { Bad_Opcode }, | |
7888 | { Bad_Opcode }, | |
7889 | { Bad_Opcode }, | |
85f10a01 | 7890 | /* f8 */ |
592d1631 L |
7891 | { Bad_Opcode }, |
7892 | { Bad_Opcode }, | |
7893 | { Bad_Opcode }, | |
7894 | { Bad_Opcode }, | |
7895 | { Bad_Opcode }, | |
7896 | { Bad_Opcode }, | |
7897 | { Bad_Opcode }, | |
7898 | { Bad_Opcode }, | |
85f10a01 | 7899 | }, |
f88c9eb0 SP |
7900 | }; |
7901 | ||
7902 | static const struct dis386 xop_table[][256] = { | |
5dd85c99 | 7903 | /* XOP_08 */ |
85f10a01 MM |
7904 | { |
7905 | /* 00 */ | |
592d1631 L |
7906 | { Bad_Opcode }, |
7907 | { Bad_Opcode }, | |
7908 | { Bad_Opcode }, | |
7909 | { Bad_Opcode }, | |
7910 | { Bad_Opcode }, | |
7911 | { Bad_Opcode }, | |
7912 | { Bad_Opcode }, | |
7913 | { Bad_Opcode }, | |
85f10a01 | 7914 | /* 08 */ |
592d1631 L |
7915 | { Bad_Opcode }, |
7916 | { Bad_Opcode }, | |
7917 | { Bad_Opcode }, | |
7918 | { Bad_Opcode }, | |
7919 | { Bad_Opcode }, | |
7920 | { Bad_Opcode }, | |
7921 | { Bad_Opcode }, | |
7922 | { Bad_Opcode }, | |
85f10a01 | 7923 | /* 10 */ |
3929df09 | 7924 | { Bad_Opcode }, |
592d1631 L |
7925 | { Bad_Opcode }, |
7926 | { Bad_Opcode }, | |
7927 | { Bad_Opcode }, | |
7928 | { Bad_Opcode }, | |
7929 | { Bad_Opcode }, | |
7930 | { Bad_Opcode }, | |
7931 | { Bad_Opcode }, | |
85f10a01 | 7932 | /* 18 */ |
592d1631 L |
7933 | { Bad_Opcode }, |
7934 | { Bad_Opcode }, | |
7935 | { Bad_Opcode }, | |
7936 | { Bad_Opcode }, | |
7937 | { Bad_Opcode }, | |
7938 | { Bad_Opcode }, | |
7939 | { Bad_Opcode }, | |
7940 | { Bad_Opcode }, | |
85f10a01 | 7941 | /* 20 */ |
592d1631 L |
7942 | { Bad_Opcode }, |
7943 | { Bad_Opcode }, | |
7944 | { Bad_Opcode }, | |
7945 | { Bad_Opcode }, | |
7946 | { Bad_Opcode }, | |
7947 | { Bad_Opcode }, | |
7948 | { Bad_Opcode }, | |
7949 | { Bad_Opcode }, | |
85f10a01 | 7950 | /* 28 */ |
592d1631 L |
7951 | { Bad_Opcode }, |
7952 | { Bad_Opcode }, | |
7953 | { Bad_Opcode }, | |
7954 | { Bad_Opcode }, | |
7955 | { Bad_Opcode }, | |
7956 | { Bad_Opcode }, | |
7957 | { Bad_Opcode }, | |
7958 | { Bad_Opcode }, | |
c0f3af97 | 7959 | /* 30 */ |
592d1631 L |
7960 | { Bad_Opcode }, |
7961 | { Bad_Opcode }, | |
7962 | { Bad_Opcode }, | |
7963 | { Bad_Opcode }, | |
7964 | { Bad_Opcode }, | |
7965 | { Bad_Opcode }, | |
7966 | { Bad_Opcode }, | |
7967 | { Bad_Opcode }, | |
c0f3af97 | 7968 | /* 38 */ |
592d1631 L |
7969 | { Bad_Opcode }, |
7970 | { Bad_Opcode }, | |
7971 | { Bad_Opcode }, | |
7972 | { Bad_Opcode }, | |
7973 | { Bad_Opcode }, | |
7974 | { Bad_Opcode }, | |
7975 | { Bad_Opcode }, | |
7976 | { Bad_Opcode }, | |
c0f3af97 | 7977 | /* 40 */ |
592d1631 L |
7978 | { Bad_Opcode }, |
7979 | { Bad_Opcode }, | |
7980 | { Bad_Opcode }, | |
7981 | { Bad_Opcode }, | |
7982 | { Bad_Opcode }, | |
7983 | { Bad_Opcode }, | |
7984 | { Bad_Opcode }, | |
7985 | { Bad_Opcode }, | |
85f10a01 | 7986 | /* 48 */ |
592d1631 L |
7987 | { Bad_Opcode }, |
7988 | { Bad_Opcode }, | |
7989 | { Bad_Opcode }, | |
7990 | { Bad_Opcode }, | |
7991 | { Bad_Opcode }, | |
7992 | { Bad_Opcode }, | |
7993 | { Bad_Opcode }, | |
7994 | { Bad_Opcode }, | |
c0f3af97 | 7995 | /* 50 */ |
592d1631 L |
7996 | { Bad_Opcode }, |
7997 | { Bad_Opcode }, | |
7998 | { Bad_Opcode }, | |
7999 | { Bad_Opcode }, | |
8000 | { Bad_Opcode }, | |
8001 | { Bad_Opcode }, | |
8002 | { Bad_Opcode }, | |
8003 | { Bad_Opcode }, | |
85f10a01 | 8004 | /* 58 */ |
592d1631 L |
8005 | { Bad_Opcode }, |
8006 | { Bad_Opcode }, | |
8007 | { Bad_Opcode }, | |
8008 | { Bad_Opcode }, | |
8009 | { Bad_Opcode }, | |
8010 | { Bad_Opcode }, | |
8011 | { Bad_Opcode }, | |
8012 | { Bad_Opcode }, | |
c1e679ec | 8013 | /* 60 */ |
592d1631 L |
8014 | { Bad_Opcode }, |
8015 | { Bad_Opcode }, | |
8016 | { Bad_Opcode }, | |
8017 | { Bad_Opcode }, | |
8018 | { Bad_Opcode }, | |
8019 | { Bad_Opcode }, | |
8020 | { Bad_Opcode }, | |
8021 | { Bad_Opcode }, | |
c0f3af97 | 8022 | /* 68 */ |
592d1631 L |
8023 | { Bad_Opcode }, |
8024 | { Bad_Opcode }, | |
8025 | { Bad_Opcode }, | |
8026 | { Bad_Opcode }, | |
8027 | { Bad_Opcode }, | |
8028 | { Bad_Opcode }, | |
8029 | { Bad_Opcode }, | |
8030 | { Bad_Opcode }, | |
85f10a01 | 8031 | /* 70 */ |
592d1631 L |
8032 | { Bad_Opcode }, |
8033 | { Bad_Opcode }, | |
8034 | { Bad_Opcode }, | |
8035 | { Bad_Opcode }, | |
8036 | { Bad_Opcode }, | |
8037 | { Bad_Opcode }, | |
8038 | { Bad_Opcode }, | |
8039 | { Bad_Opcode }, | |
85f10a01 | 8040 | /* 78 */ |
592d1631 L |
8041 | { Bad_Opcode }, |
8042 | { Bad_Opcode }, | |
8043 | { Bad_Opcode }, | |
8044 | { Bad_Opcode }, | |
8045 | { Bad_Opcode }, | |
8046 | { Bad_Opcode }, | |
8047 | { Bad_Opcode }, | |
8048 | { Bad_Opcode }, | |
85f10a01 | 8049 | /* 80 */ |
592d1631 L |
8050 | { Bad_Opcode }, |
8051 | { Bad_Opcode }, | |
8052 | { Bad_Opcode }, | |
8053 | { Bad_Opcode }, | |
8054 | { Bad_Opcode }, | |
bf890a93 IT |
8055 | { "vpmacssww", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
8056 | { "vpmacsswd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, | |
8057 | { "vpmacssdql", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, | |
5dd85c99 | 8058 | /* 88 */ |
592d1631 L |
8059 | { Bad_Opcode }, |
8060 | { Bad_Opcode }, | |
8061 | { Bad_Opcode }, | |
8062 | { Bad_Opcode }, | |
8063 | { Bad_Opcode }, | |
8064 | { Bad_Opcode }, | |
bf890a93 IT |
8065 | { "vpmacssdd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
8066 | { "vpmacssdqh", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, | |
5dd85c99 | 8067 | /* 90 */ |
592d1631 L |
8068 | { Bad_Opcode }, |
8069 | { Bad_Opcode }, | |
8070 | { Bad_Opcode }, | |
8071 | { Bad_Opcode }, | |
8072 | { Bad_Opcode }, | |
bf890a93 IT |
8073 | { "vpmacsww", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
8074 | { "vpmacswd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, | |
8075 | { "vpmacsdql", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, | |
5dd85c99 | 8076 | /* 98 */ |
592d1631 L |
8077 | { Bad_Opcode }, |
8078 | { Bad_Opcode }, | |
8079 | { Bad_Opcode }, | |
8080 | { Bad_Opcode }, | |
8081 | { Bad_Opcode }, | |
8082 | { Bad_Opcode }, | |
bf890a93 IT |
8083 | { "vpmacsdd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
8084 | { "vpmacsdqh", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, | |
5dd85c99 | 8085 | /* a0 */ |
592d1631 L |
8086 | { Bad_Opcode }, |
8087 | { Bad_Opcode }, | |
bf890a93 IT |
8088 | { "vpcmov", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
8089 | { "vpperm", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, | |
592d1631 L |
8090 | { Bad_Opcode }, |
8091 | { Bad_Opcode }, | |
bf890a93 | 8092 | { "vpmadcsswd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
592d1631 | 8093 | { Bad_Opcode }, |
5dd85c99 | 8094 | /* a8 */ |
592d1631 L |
8095 | { Bad_Opcode }, |
8096 | { Bad_Opcode }, | |
8097 | { Bad_Opcode }, | |
8098 | { Bad_Opcode }, | |
8099 | { Bad_Opcode }, | |
8100 | { Bad_Opcode }, | |
8101 | { Bad_Opcode }, | |
8102 | { Bad_Opcode }, | |
5dd85c99 | 8103 | /* b0 */ |
592d1631 L |
8104 | { Bad_Opcode }, |
8105 | { Bad_Opcode }, | |
8106 | { Bad_Opcode }, | |
8107 | { Bad_Opcode }, | |
8108 | { Bad_Opcode }, | |
8109 | { Bad_Opcode }, | |
bf890a93 | 8110 | { "vpmadcswd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 }, |
592d1631 | 8111 | { Bad_Opcode }, |
5dd85c99 | 8112 | /* b8 */ |
592d1631 L |
8113 | { Bad_Opcode }, |
8114 | { Bad_Opcode }, | |
8115 | { Bad_Opcode }, | |
8116 | { Bad_Opcode }, | |
8117 | { Bad_Opcode }, | |
8118 | { Bad_Opcode }, | |
8119 | { Bad_Opcode }, | |
8120 | { Bad_Opcode }, | |
5dd85c99 | 8121 | /* c0 */ |
bf890a93 IT |
8122 | { "vprotb", { XM, Vex_2src_1, Ib }, 0 }, |
8123 | { "vprotw", { XM, Vex_2src_1, Ib }, 0 }, | |
8124 | { "vprotd", { XM, Vex_2src_1, Ib }, 0 }, | |
8125 | { "vprotq", { XM, Vex_2src_1, Ib }, 0 }, | |
592d1631 L |
8126 | { Bad_Opcode }, |
8127 | { Bad_Opcode }, | |
8128 | { Bad_Opcode }, | |
8129 | { Bad_Opcode }, | |
5dd85c99 | 8130 | /* c8 */ |
592d1631 L |
8131 | { Bad_Opcode }, |
8132 | { Bad_Opcode }, | |
8133 | { Bad_Opcode }, | |
8134 | { Bad_Opcode }, | |
ff688e1f L |
8135 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CC) }, |
8136 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CD) }, | |
8137 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CE) }, | |
8138 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CF) }, | |
5dd85c99 | 8139 | /* d0 */ |
592d1631 L |
8140 | { Bad_Opcode }, |
8141 | { Bad_Opcode }, | |
8142 | { Bad_Opcode }, | |
8143 | { Bad_Opcode }, | |
8144 | { Bad_Opcode }, | |
8145 | { Bad_Opcode }, | |
8146 | { Bad_Opcode }, | |
8147 | { Bad_Opcode }, | |
5dd85c99 | 8148 | /* d8 */ |
592d1631 L |
8149 | { Bad_Opcode }, |
8150 | { Bad_Opcode }, | |
8151 | { Bad_Opcode }, | |
8152 | { Bad_Opcode }, | |
8153 | { Bad_Opcode }, | |
8154 | { Bad_Opcode }, | |
8155 | { Bad_Opcode }, | |
8156 | { Bad_Opcode }, | |
5dd85c99 | 8157 | /* e0 */ |
592d1631 L |
8158 | { Bad_Opcode }, |
8159 | { Bad_Opcode }, | |
8160 | { Bad_Opcode }, | |
8161 | { Bad_Opcode }, | |
8162 | { Bad_Opcode }, | |
8163 | { Bad_Opcode }, | |
8164 | { Bad_Opcode }, | |
8165 | { Bad_Opcode }, | |
5dd85c99 | 8166 | /* e8 */ |
592d1631 L |
8167 | { Bad_Opcode }, |
8168 | { Bad_Opcode }, | |
8169 | { Bad_Opcode }, | |
8170 | { Bad_Opcode }, | |
ff688e1f L |
8171 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EC) }, |
8172 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_ED) }, | |
8173 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EE) }, | |
8174 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EF) }, | |
5dd85c99 | 8175 | /* f0 */ |
592d1631 L |
8176 | { Bad_Opcode }, |
8177 | { Bad_Opcode }, | |
8178 | { Bad_Opcode }, | |
8179 | { Bad_Opcode }, | |
8180 | { Bad_Opcode }, | |
8181 | { Bad_Opcode }, | |
8182 | { Bad_Opcode }, | |
8183 | { Bad_Opcode }, | |
5dd85c99 | 8184 | /* f8 */ |
592d1631 L |
8185 | { Bad_Opcode }, |
8186 | { Bad_Opcode }, | |
8187 | { Bad_Opcode }, | |
8188 | { Bad_Opcode }, | |
8189 | { Bad_Opcode }, | |
8190 | { Bad_Opcode }, | |
8191 | { Bad_Opcode }, | |
8192 | { Bad_Opcode }, | |
5dd85c99 SP |
8193 | }, |
8194 | /* XOP_09 */ | |
8195 | { | |
8196 | /* 00 */ | |
592d1631 | 8197 | { Bad_Opcode }, |
2a2a0f38 QN |
8198 | { REG_TABLE (REG_XOP_TBM_01) }, |
8199 | { REG_TABLE (REG_XOP_TBM_02) }, | |
592d1631 L |
8200 | { Bad_Opcode }, |
8201 | { Bad_Opcode }, | |
8202 | { Bad_Opcode }, | |
8203 | { Bad_Opcode }, | |
8204 | { Bad_Opcode }, | |
5dd85c99 | 8205 | /* 08 */ |
592d1631 L |
8206 | { Bad_Opcode }, |
8207 | { Bad_Opcode }, | |
8208 | { Bad_Opcode }, | |
8209 | { Bad_Opcode }, | |
8210 | { Bad_Opcode }, | |
8211 | { Bad_Opcode }, | |
8212 | { Bad_Opcode }, | |
8213 | { Bad_Opcode }, | |
5dd85c99 | 8214 | /* 10 */ |
592d1631 L |
8215 | { Bad_Opcode }, |
8216 | { Bad_Opcode }, | |
5dd85c99 | 8217 | { REG_TABLE (REG_XOP_LWPCB) }, |
592d1631 L |
8218 | { Bad_Opcode }, |
8219 | { Bad_Opcode }, | |
8220 | { Bad_Opcode }, | |
8221 | { Bad_Opcode }, | |
8222 | { Bad_Opcode }, | |
5dd85c99 | 8223 | /* 18 */ |
592d1631 L |
8224 | { Bad_Opcode }, |
8225 | { Bad_Opcode }, | |
8226 | { Bad_Opcode }, | |
8227 | { Bad_Opcode }, | |
8228 | { Bad_Opcode }, | |
8229 | { Bad_Opcode }, | |
8230 | { Bad_Opcode }, | |
8231 | { Bad_Opcode }, | |
5dd85c99 | 8232 | /* 20 */ |
592d1631 L |
8233 | { Bad_Opcode }, |
8234 | { Bad_Opcode }, | |
8235 | { Bad_Opcode }, | |
8236 | { Bad_Opcode }, | |
8237 | { Bad_Opcode }, | |
8238 | { Bad_Opcode }, | |
8239 | { Bad_Opcode }, | |
8240 | { Bad_Opcode }, | |
5dd85c99 | 8241 | /* 28 */ |
592d1631 L |
8242 | { Bad_Opcode }, |
8243 | { Bad_Opcode }, | |
8244 | { Bad_Opcode }, | |
8245 | { Bad_Opcode }, | |
8246 | { Bad_Opcode }, | |
8247 | { Bad_Opcode }, | |
8248 | { Bad_Opcode }, | |
8249 | { Bad_Opcode }, | |
5dd85c99 | 8250 | /* 30 */ |
592d1631 L |
8251 | { Bad_Opcode }, |
8252 | { Bad_Opcode }, | |
8253 | { Bad_Opcode }, | |
8254 | { Bad_Opcode }, | |
8255 | { Bad_Opcode }, | |
8256 | { Bad_Opcode }, | |
8257 | { Bad_Opcode }, | |
8258 | { Bad_Opcode }, | |
5dd85c99 | 8259 | /* 38 */ |
592d1631 L |
8260 | { Bad_Opcode }, |
8261 | { Bad_Opcode }, | |
8262 | { Bad_Opcode }, | |
8263 | { Bad_Opcode }, | |
8264 | { Bad_Opcode }, | |
8265 | { Bad_Opcode }, | |
8266 | { Bad_Opcode }, | |
8267 | { Bad_Opcode }, | |
5dd85c99 | 8268 | /* 40 */ |
592d1631 L |
8269 | { Bad_Opcode }, |
8270 | { Bad_Opcode }, | |
8271 | { Bad_Opcode }, | |
8272 | { Bad_Opcode }, | |
8273 | { Bad_Opcode }, | |
8274 | { Bad_Opcode }, | |
8275 | { Bad_Opcode }, | |
8276 | { Bad_Opcode }, | |
5dd85c99 | 8277 | /* 48 */ |
592d1631 L |
8278 | { Bad_Opcode }, |
8279 | { Bad_Opcode }, | |
8280 | { Bad_Opcode }, | |
8281 | { Bad_Opcode }, | |
8282 | { Bad_Opcode }, | |
8283 | { Bad_Opcode }, | |
8284 | { Bad_Opcode }, | |
8285 | { Bad_Opcode }, | |
5dd85c99 | 8286 | /* 50 */ |
592d1631 L |
8287 | { Bad_Opcode }, |
8288 | { Bad_Opcode }, | |
8289 | { Bad_Opcode }, | |
8290 | { Bad_Opcode }, | |
8291 | { Bad_Opcode }, | |
8292 | { Bad_Opcode }, | |
8293 | { Bad_Opcode }, | |
8294 | { Bad_Opcode }, | |
5dd85c99 | 8295 | /* 58 */ |
592d1631 L |
8296 | { Bad_Opcode }, |
8297 | { Bad_Opcode }, | |
8298 | { Bad_Opcode }, | |
8299 | { Bad_Opcode }, | |
8300 | { Bad_Opcode }, | |
8301 | { Bad_Opcode }, | |
8302 | { Bad_Opcode }, | |
8303 | { Bad_Opcode }, | |
5dd85c99 | 8304 | /* 60 */ |
592d1631 L |
8305 | { Bad_Opcode }, |
8306 | { Bad_Opcode }, | |
8307 | { Bad_Opcode }, | |
8308 | { Bad_Opcode }, | |
8309 | { Bad_Opcode }, | |
8310 | { Bad_Opcode }, | |
8311 | { Bad_Opcode }, | |
8312 | { Bad_Opcode }, | |
5dd85c99 | 8313 | /* 68 */ |
592d1631 L |
8314 | { Bad_Opcode }, |
8315 | { Bad_Opcode }, | |
8316 | { Bad_Opcode }, | |
8317 | { Bad_Opcode }, | |
8318 | { Bad_Opcode }, | |
8319 | { Bad_Opcode }, | |
8320 | { Bad_Opcode }, | |
8321 | { Bad_Opcode }, | |
5dd85c99 | 8322 | /* 70 */ |
592d1631 L |
8323 | { Bad_Opcode }, |
8324 | { Bad_Opcode }, | |
8325 | { Bad_Opcode }, | |
8326 | { Bad_Opcode }, | |
8327 | { Bad_Opcode }, | |
8328 | { Bad_Opcode }, | |
8329 | { Bad_Opcode }, | |
8330 | { Bad_Opcode }, | |
5dd85c99 | 8331 | /* 78 */ |
592d1631 L |
8332 | { Bad_Opcode }, |
8333 | { Bad_Opcode }, | |
8334 | { Bad_Opcode }, | |
8335 | { Bad_Opcode }, | |
8336 | { Bad_Opcode }, | |
8337 | { Bad_Opcode }, | |
8338 | { Bad_Opcode }, | |
8339 | { Bad_Opcode }, | |
5dd85c99 | 8340 | /* 80 */ |
592a252b L |
8341 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_80) }, |
8342 | { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_81) }, | |
bf890a93 IT |
8343 | { "vfrczss", { XM, EXd }, 0 }, |
8344 | { "vfrczsd", { XM, EXq }, 0 }, | |
592d1631 L |
8345 | { Bad_Opcode }, |
8346 | { Bad_Opcode }, | |
8347 | { Bad_Opcode }, | |
8348 | { Bad_Opcode }, | |
5dd85c99 | 8349 | /* 88 */ |
592d1631 L |
8350 | { Bad_Opcode }, |
8351 | { Bad_Opcode }, | |
8352 | { Bad_Opcode }, | |
8353 | { Bad_Opcode }, | |
8354 | { Bad_Opcode }, | |
8355 | { Bad_Opcode }, | |
8356 | { Bad_Opcode }, | |
8357 | { Bad_Opcode }, | |
5dd85c99 | 8358 | /* 90 */ |
bf890a93 IT |
8359 | { "vprotb", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, |
8360 | { "vprotw", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
8361 | { "vprotd", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
8362 | { "vprotq", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
8363 | { "vpshlb", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
8364 | { "vpshlw", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
8365 | { "vpshld", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
8366 | { "vpshlq", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
5dd85c99 | 8367 | /* 98 */ |
bf890a93 IT |
8368 | { "vpshab", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, |
8369 | { "vpshaw", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
8370 | { "vpshad", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
8371 | { "vpshaq", { XM, Vex_2src_1, Vex_2src_2 }, 0 }, | |
592d1631 L |
8372 | { Bad_Opcode }, |
8373 | { Bad_Opcode }, | |
8374 | { Bad_Opcode }, | |
8375 | { Bad_Opcode }, | |
5dd85c99 | 8376 | /* a0 */ |
592d1631 L |
8377 | { Bad_Opcode }, |
8378 | { Bad_Opcode }, | |
8379 | { Bad_Opcode }, | |
8380 | { Bad_Opcode }, | |
8381 | { Bad_Opcode }, | |
8382 | { Bad_Opcode }, | |
8383 | { Bad_Opcode }, | |
8384 | { Bad_Opcode }, | |
5dd85c99 | 8385 | /* a8 */ |
592d1631 L |
8386 | { Bad_Opcode }, |
8387 | { Bad_Opcode }, | |
8388 | { Bad_Opcode }, | |
8389 | { Bad_Opcode }, | |
8390 | { Bad_Opcode }, | |
8391 | { Bad_Opcode }, | |
8392 | { Bad_Opcode }, | |
8393 | { Bad_Opcode }, | |
5dd85c99 | 8394 | /* b0 */ |
592d1631 L |
8395 | { Bad_Opcode }, |
8396 | { Bad_Opcode }, | |
8397 | { Bad_Opcode }, | |
8398 | { Bad_Opcode }, | |
8399 | { Bad_Opcode }, | |
8400 | { Bad_Opcode }, | |
8401 | { Bad_Opcode }, | |
8402 | { Bad_Opcode }, | |
5dd85c99 | 8403 | /* b8 */ |
592d1631 L |
8404 | { Bad_Opcode }, |
8405 | { Bad_Opcode }, | |
8406 | { Bad_Opcode }, | |
8407 | { Bad_Opcode }, | |
8408 | { Bad_Opcode }, | |
8409 | { Bad_Opcode }, | |
8410 | { Bad_Opcode }, | |
8411 | { Bad_Opcode }, | |
5dd85c99 | 8412 | /* c0 */ |
592d1631 | 8413 | { Bad_Opcode }, |
bf890a93 IT |
8414 | { "vphaddbw", { XM, EXxmm }, 0 }, |
8415 | { "vphaddbd", { XM, EXxmm }, 0 }, | |
8416 | { "vphaddbq", { XM, EXxmm }, 0 }, | |
592d1631 L |
8417 | { Bad_Opcode }, |
8418 | { Bad_Opcode }, | |
bf890a93 IT |
8419 | { "vphaddwd", { XM, EXxmm }, 0 }, |
8420 | { "vphaddwq", { XM, EXxmm }, 0 }, | |
5dd85c99 | 8421 | /* c8 */ |
592d1631 L |
8422 | { Bad_Opcode }, |
8423 | { Bad_Opcode }, | |
8424 | { Bad_Opcode }, | |
bf890a93 | 8425 | { "vphadddq", { XM, EXxmm }, 0 }, |
592d1631 L |
8426 | { Bad_Opcode }, |
8427 | { Bad_Opcode }, | |
8428 | { Bad_Opcode }, | |
8429 | { Bad_Opcode }, | |
5dd85c99 | 8430 | /* d0 */ |
592d1631 | 8431 | { Bad_Opcode }, |
bf890a93 IT |
8432 | { "vphaddubw", { XM, EXxmm }, 0 }, |
8433 | { "vphaddubd", { XM, EXxmm }, 0 }, | |
8434 | { "vphaddubq", { XM, EXxmm }, 0 }, | |
592d1631 L |
8435 | { Bad_Opcode }, |
8436 | { Bad_Opcode }, | |
bf890a93 IT |
8437 | { "vphadduwd", { XM, EXxmm }, 0 }, |
8438 | { "vphadduwq", { XM, EXxmm }, 0 }, | |
5dd85c99 | 8439 | /* d8 */ |
592d1631 L |
8440 | { Bad_Opcode }, |
8441 | { Bad_Opcode }, | |
8442 | { Bad_Opcode }, | |
bf890a93 | 8443 | { "vphaddudq", { XM, EXxmm }, 0 }, |
592d1631 L |
8444 | { Bad_Opcode }, |
8445 | { Bad_Opcode }, | |
8446 | { Bad_Opcode }, | |
8447 | { Bad_Opcode }, | |
5dd85c99 | 8448 | /* e0 */ |
592d1631 | 8449 | { Bad_Opcode }, |
bf890a93 IT |
8450 | { "vphsubbw", { XM, EXxmm }, 0 }, |
8451 | { "vphsubwd", { XM, EXxmm }, 0 }, | |
8452 | { "vphsubdq", { XM, EXxmm }, 0 }, | |
592d1631 L |
8453 | { Bad_Opcode }, |
8454 | { Bad_Opcode }, | |
8455 | { Bad_Opcode }, | |
8456 | { Bad_Opcode }, | |
4e7d34a6 | 8457 | /* e8 */ |
592d1631 L |
8458 | { Bad_Opcode }, |
8459 | { Bad_Opcode }, | |
8460 | { Bad_Opcode }, | |
8461 | { Bad_Opcode }, | |
8462 | { Bad_Opcode }, | |
8463 | { Bad_Opcode }, | |
8464 | { Bad_Opcode }, | |
8465 | { Bad_Opcode }, | |
4e7d34a6 | 8466 | /* f0 */ |
592d1631 L |
8467 | { Bad_Opcode }, |
8468 | { Bad_Opcode }, | |
8469 | { Bad_Opcode }, | |
8470 | { Bad_Opcode }, | |
8471 | { Bad_Opcode }, | |
8472 | { Bad_Opcode }, | |
8473 | { Bad_Opcode }, | |
8474 | { Bad_Opcode }, | |
4e7d34a6 | 8475 | /* f8 */ |
592d1631 L |
8476 | { Bad_Opcode }, |
8477 | { Bad_Opcode }, | |
8478 | { Bad_Opcode }, | |
8479 | { Bad_Opcode }, | |
8480 | { Bad_Opcode }, | |
8481 | { Bad_Opcode }, | |
8482 | { Bad_Opcode }, | |
8483 | { Bad_Opcode }, | |
4e7d34a6 | 8484 | }, |
f88c9eb0 | 8485 | /* XOP_0A */ |
4e7d34a6 L |
8486 | { |
8487 | /* 00 */ | |
592d1631 L |
8488 | { Bad_Opcode }, |
8489 | { Bad_Opcode }, | |
8490 | { Bad_Opcode }, | |
8491 | { Bad_Opcode }, | |
8492 | { Bad_Opcode }, | |
8493 | { Bad_Opcode }, | |
8494 | { Bad_Opcode }, | |
8495 | { Bad_Opcode }, | |
4e7d34a6 | 8496 | /* 08 */ |
592d1631 L |
8497 | { Bad_Opcode }, |
8498 | { Bad_Opcode }, | |
8499 | { Bad_Opcode }, | |
8500 | { Bad_Opcode }, | |
8501 | { Bad_Opcode }, | |
8502 | { Bad_Opcode }, | |
8503 | { Bad_Opcode }, | |
8504 | { Bad_Opcode }, | |
4e7d34a6 | 8505 | /* 10 */ |
bf890a93 | 8506 | { "bextr", { Gv, Ev, Iq }, 0 }, |
592d1631 | 8507 | { Bad_Opcode }, |
f88c9eb0 | 8508 | { REG_TABLE (REG_XOP_LWP) }, |
592d1631 L |
8509 | { Bad_Opcode }, |
8510 | { Bad_Opcode }, | |
8511 | { Bad_Opcode }, | |
8512 | { Bad_Opcode }, | |
8513 | { Bad_Opcode }, | |
4e7d34a6 | 8514 | /* 18 */ |
592d1631 L |
8515 | { Bad_Opcode }, |
8516 | { Bad_Opcode }, | |
8517 | { Bad_Opcode }, | |
8518 | { Bad_Opcode }, | |
8519 | { Bad_Opcode }, | |
8520 | { Bad_Opcode }, | |
8521 | { Bad_Opcode }, | |
8522 | { Bad_Opcode }, | |
4e7d34a6 | 8523 | /* 20 */ |
592d1631 L |
8524 | { Bad_Opcode }, |
8525 | { Bad_Opcode }, | |
8526 | { Bad_Opcode }, | |
8527 | { Bad_Opcode }, | |
8528 | { Bad_Opcode }, | |
8529 | { Bad_Opcode }, | |
8530 | { Bad_Opcode }, | |
8531 | { Bad_Opcode }, | |
4e7d34a6 | 8532 | /* 28 */ |
592d1631 L |
8533 | { Bad_Opcode }, |
8534 | { Bad_Opcode }, | |
8535 | { Bad_Opcode }, | |
8536 | { Bad_Opcode }, | |
8537 | { Bad_Opcode }, | |
8538 | { Bad_Opcode }, | |
8539 | { Bad_Opcode }, | |
8540 | { Bad_Opcode }, | |
4e7d34a6 | 8541 | /* 30 */ |
592d1631 L |
8542 | { Bad_Opcode }, |
8543 | { Bad_Opcode }, | |
8544 | { Bad_Opcode }, | |
8545 | { Bad_Opcode }, | |
8546 | { Bad_Opcode }, | |
8547 | { Bad_Opcode }, | |
8548 | { Bad_Opcode }, | |
8549 | { Bad_Opcode }, | |
c0f3af97 | 8550 | /* 38 */ |
592d1631 L |
8551 | { Bad_Opcode }, |
8552 | { Bad_Opcode }, | |
8553 | { Bad_Opcode }, | |
8554 | { Bad_Opcode }, | |
8555 | { Bad_Opcode }, | |
8556 | { Bad_Opcode }, | |
8557 | { Bad_Opcode }, | |
8558 | { Bad_Opcode }, | |
c0f3af97 | 8559 | /* 40 */ |
592d1631 L |
8560 | { Bad_Opcode }, |
8561 | { Bad_Opcode }, | |
8562 | { Bad_Opcode }, | |
8563 | { Bad_Opcode }, | |
8564 | { Bad_Opcode }, | |
8565 | { Bad_Opcode }, | |
8566 | { Bad_Opcode }, | |
8567 | { Bad_Opcode }, | |
c1e679ec | 8568 | /* 48 */ |
592d1631 L |
8569 | { Bad_Opcode }, |
8570 | { Bad_Opcode }, | |
8571 | { Bad_Opcode }, | |
8572 | { Bad_Opcode }, | |
8573 | { Bad_Opcode }, | |
8574 | { Bad_Opcode }, | |
8575 | { Bad_Opcode }, | |
8576 | { Bad_Opcode }, | |
c1e679ec | 8577 | /* 50 */ |
592d1631 L |
8578 | { Bad_Opcode }, |
8579 | { Bad_Opcode }, | |
8580 | { Bad_Opcode }, | |
8581 | { Bad_Opcode }, | |
8582 | { Bad_Opcode }, | |
8583 | { Bad_Opcode }, | |
8584 | { Bad_Opcode }, | |
8585 | { Bad_Opcode }, | |
4e7d34a6 | 8586 | /* 58 */ |
592d1631 L |
8587 | { Bad_Opcode }, |
8588 | { Bad_Opcode }, | |
8589 | { Bad_Opcode }, | |
8590 | { Bad_Opcode }, | |
8591 | { Bad_Opcode }, | |
8592 | { Bad_Opcode }, | |
8593 | { Bad_Opcode }, | |
8594 | { Bad_Opcode }, | |
4e7d34a6 | 8595 | /* 60 */ |
592d1631 L |
8596 | { Bad_Opcode }, |
8597 | { Bad_Opcode }, | |
8598 | { Bad_Opcode }, | |
8599 | { Bad_Opcode }, | |
8600 | { Bad_Opcode }, | |
8601 | { Bad_Opcode }, | |
8602 | { Bad_Opcode }, | |
8603 | { Bad_Opcode }, | |
4e7d34a6 | 8604 | /* 68 */ |
592d1631 L |
8605 | { Bad_Opcode }, |
8606 | { Bad_Opcode }, | |
8607 | { Bad_Opcode }, | |
8608 | { Bad_Opcode }, | |
8609 | { Bad_Opcode }, | |
8610 | { Bad_Opcode }, | |
8611 | { Bad_Opcode }, | |
8612 | { Bad_Opcode }, | |
4e7d34a6 | 8613 | /* 70 */ |
592d1631 L |
8614 | { Bad_Opcode }, |
8615 | { Bad_Opcode }, | |
8616 | { Bad_Opcode }, | |
8617 | { Bad_Opcode }, | |
8618 | { Bad_Opcode }, | |
8619 | { Bad_Opcode }, | |
8620 | { Bad_Opcode }, | |
8621 | { Bad_Opcode }, | |
4e7d34a6 | 8622 | /* 78 */ |
592d1631 L |
8623 | { Bad_Opcode }, |
8624 | { Bad_Opcode }, | |
8625 | { Bad_Opcode }, | |
8626 | { Bad_Opcode }, | |
8627 | { Bad_Opcode }, | |
8628 | { Bad_Opcode }, | |
8629 | { Bad_Opcode }, | |
8630 | { Bad_Opcode }, | |
4e7d34a6 | 8631 | /* 80 */ |
592d1631 L |
8632 | { Bad_Opcode }, |
8633 | { Bad_Opcode }, | |
8634 | { Bad_Opcode }, | |
8635 | { Bad_Opcode }, | |
8636 | { Bad_Opcode }, | |
8637 | { Bad_Opcode }, | |
8638 | { Bad_Opcode }, | |
8639 | { Bad_Opcode }, | |
4e7d34a6 | 8640 | /* 88 */ |
592d1631 L |
8641 | { Bad_Opcode }, |
8642 | { Bad_Opcode }, | |
8643 | { Bad_Opcode }, | |
8644 | { Bad_Opcode }, | |
8645 | { Bad_Opcode }, | |
8646 | { Bad_Opcode }, | |
8647 | { Bad_Opcode }, | |
8648 | { Bad_Opcode }, | |
4e7d34a6 | 8649 | /* 90 */ |
592d1631 L |
8650 | { Bad_Opcode }, |
8651 | { Bad_Opcode }, | |
8652 | { Bad_Opcode }, | |
8653 | { Bad_Opcode }, | |
8654 | { Bad_Opcode }, | |
8655 | { Bad_Opcode }, | |
8656 | { Bad_Opcode }, | |
8657 | { Bad_Opcode }, | |
4e7d34a6 | 8658 | /* 98 */ |
592d1631 L |
8659 | { Bad_Opcode }, |
8660 | { Bad_Opcode }, | |
8661 | { Bad_Opcode }, | |
8662 | { Bad_Opcode }, | |
8663 | { Bad_Opcode }, | |
8664 | { Bad_Opcode }, | |
8665 | { Bad_Opcode }, | |
8666 | { Bad_Opcode }, | |
4e7d34a6 | 8667 | /* a0 */ |
592d1631 L |
8668 | { Bad_Opcode }, |
8669 | { Bad_Opcode }, | |
8670 | { Bad_Opcode }, | |
8671 | { Bad_Opcode }, | |
8672 | { Bad_Opcode }, | |
8673 | { Bad_Opcode }, | |
8674 | { Bad_Opcode }, | |
8675 | { Bad_Opcode }, | |
4e7d34a6 | 8676 | /* a8 */ |
592d1631 L |
8677 | { Bad_Opcode }, |
8678 | { Bad_Opcode }, | |
8679 | { Bad_Opcode }, | |
8680 | { Bad_Opcode }, | |
8681 | { Bad_Opcode }, | |
8682 | { Bad_Opcode }, | |
8683 | { Bad_Opcode }, | |
8684 | { Bad_Opcode }, | |
d5d7db8e | 8685 | /* b0 */ |
592d1631 L |
8686 | { Bad_Opcode }, |
8687 | { Bad_Opcode }, | |
8688 | { Bad_Opcode }, | |
8689 | { Bad_Opcode }, | |
8690 | { Bad_Opcode }, | |
8691 | { Bad_Opcode }, | |
8692 | { Bad_Opcode }, | |
8693 | { Bad_Opcode }, | |
85f10a01 | 8694 | /* b8 */ |
592d1631 L |
8695 | { Bad_Opcode }, |
8696 | { Bad_Opcode }, | |
8697 | { Bad_Opcode }, | |
8698 | { Bad_Opcode }, | |
8699 | { Bad_Opcode }, | |
8700 | { Bad_Opcode }, | |
8701 | { Bad_Opcode }, | |
8702 | { Bad_Opcode }, | |
85f10a01 | 8703 | /* c0 */ |
592d1631 L |
8704 | { Bad_Opcode }, |
8705 | { Bad_Opcode }, | |
8706 | { Bad_Opcode }, | |
8707 | { Bad_Opcode }, | |
8708 | { Bad_Opcode }, | |
8709 | { Bad_Opcode }, | |
8710 | { Bad_Opcode }, | |
8711 | { Bad_Opcode }, | |
85f10a01 | 8712 | /* c8 */ |
592d1631 L |
8713 | { Bad_Opcode }, |
8714 | { Bad_Opcode }, | |
8715 | { Bad_Opcode }, | |
8716 | { Bad_Opcode }, | |
8717 | { Bad_Opcode }, | |
8718 | { Bad_Opcode }, | |
8719 | { Bad_Opcode }, | |
8720 | { Bad_Opcode }, | |
85f10a01 | 8721 | /* d0 */ |
592d1631 L |
8722 | { Bad_Opcode }, |
8723 | { Bad_Opcode }, | |
8724 | { Bad_Opcode }, | |
8725 | { Bad_Opcode }, | |
8726 | { Bad_Opcode }, | |
8727 | { Bad_Opcode }, | |
8728 | { Bad_Opcode }, | |
8729 | { Bad_Opcode }, | |
85f10a01 | 8730 | /* d8 */ |
592d1631 L |
8731 | { Bad_Opcode }, |
8732 | { Bad_Opcode }, | |
8733 | { Bad_Opcode }, | |
8734 | { Bad_Opcode }, | |
8735 | { Bad_Opcode }, | |
8736 | { Bad_Opcode }, | |
8737 | { Bad_Opcode }, | |
8738 | { Bad_Opcode }, | |
85f10a01 | 8739 | /* e0 */ |
592d1631 L |
8740 | { Bad_Opcode }, |
8741 | { Bad_Opcode }, | |
8742 | { Bad_Opcode }, | |
8743 | { Bad_Opcode }, | |
8744 | { Bad_Opcode }, | |
8745 | { Bad_Opcode }, | |
8746 | { Bad_Opcode }, | |
8747 | { Bad_Opcode }, | |
85f10a01 | 8748 | /* e8 */ |
592d1631 L |
8749 | { Bad_Opcode }, |
8750 | { Bad_Opcode }, | |
8751 | { Bad_Opcode }, | |
8752 | { Bad_Opcode }, | |
8753 | { Bad_Opcode }, | |
8754 | { Bad_Opcode }, | |
8755 | { Bad_Opcode }, | |
8756 | { Bad_Opcode }, | |
85f10a01 | 8757 | /* f0 */ |
592d1631 L |
8758 | { Bad_Opcode }, |
8759 | { Bad_Opcode }, | |
8760 | { Bad_Opcode }, | |
8761 | { Bad_Opcode }, | |
8762 | { Bad_Opcode }, | |
8763 | { Bad_Opcode }, | |
8764 | { Bad_Opcode }, | |
8765 | { Bad_Opcode }, | |
85f10a01 | 8766 | /* f8 */ |
592d1631 L |
8767 | { Bad_Opcode }, |
8768 | { Bad_Opcode }, | |
8769 | { Bad_Opcode }, | |
8770 | { Bad_Opcode }, | |
8771 | { Bad_Opcode }, | |
8772 | { Bad_Opcode }, | |
8773 | { Bad_Opcode }, | |
8774 | { Bad_Opcode }, | |
85f10a01 | 8775 | }, |
c0f3af97 L |
8776 | }; |
8777 | ||
8778 | static const struct dis386 vex_table[][256] = { | |
8779 | /* VEX_0F */ | |
85f10a01 MM |
8780 | { |
8781 | /* 00 */ | |
592d1631 L |
8782 | { Bad_Opcode }, |
8783 | { Bad_Opcode }, | |
8784 | { Bad_Opcode }, | |
8785 | { Bad_Opcode }, | |
8786 | { Bad_Opcode }, | |
8787 | { Bad_Opcode }, | |
8788 | { Bad_Opcode }, | |
8789 | { Bad_Opcode }, | |
85f10a01 | 8790 | /* 08 */ |
592d1631 L |
8791 | { Bad_Opcode }, |
8792 | { Bad_Opcode }, | |
8793 | { Bad_Opcode }, | |
8794 | { Bad_Opcode }, | |
8795 | { Bad_Opcode }, | |
8796 | { Bad_Opcode }, | |
8797 | { Bad_Opcode }, | |
8798 | { Bad_Opcode }, | |
c0f3af97 | 8799 | /* 10 */ |
592a252b L |
8800 | { PREFIX_TABLE (PREFIX_VEX_0F10) }, |
8801 | { PREFIX_TABLE (PREFIX_VEX_0F11) }, | |
8802 | { PREFIX_TABLE (PREFIX_VEX_0F12) }, | |
8803 | { MOD_TABLE (MOD_VEX_0F13) }, | |
8804 | { VEX_W_TABLE (VEX_W_0F14) }, | |
8805 | { VEX_W_TABLE (VEX_W_0F15) }, | |
8806 | { PREFIX_TABLE (PREFIX_VEX_0F16) }, | |
8807 | { MOD_TABLE (MOD_VEX_0F17) }, | |
c0f3af97 | 8808 | /* 18 */ |
592d1631 L |
8809 | { Bad_Opcode }, |
8810 | { Bad_Opcode }, | |
8811 | { Bad_Opcode }, | |
8812 | { Bad_Opcode }, | |
8813 | { Bad_Opcode }, | |
8814 | { Bad_Opcode }, | |
8815 | { Bad_Opcode }, | |
8816 | { Bad_Opcode }, | |
c0f3af97 | 8817 | /* 20 */ |
592d1631 L |
8818 | { Bad_Opcode }, |
8819 | { Bad_Opcode }, | |
8820 | { Bad_Opcode }, | |
8821 | { Bad_Opcode }, | |
8822 | { Bad_Opcode }, | |
8823 | { Bad_Opcode }, | |
8824 | { Bad_Opcode }, | |
8825 | { Bad_Opcode }, | |
c0f3af97 | 8826 | /* 28 */ |
592a252b L |
8827 | { VEX_W_TABLE (VEX_W_0F28) }, |
8828 | { VEX_W_TABLE (VEX_W_0F29) }, | |
8829 | { PREFIX_TABLE (PREFIX_VEX_0F2A) }, | |
8830 | { MOD_TABLE (MOD_VEX_0F2B) }, | |
8831 | { PREFIX_TABLE (PREFIX_VEX_0F2C) }, | |
8832 | { PREFIX_TABLE (PREFIX_VEX_0F2D) }, | |
8833 | { PREFIX_TABLE (PREFIX_VEX_0F2E) }, | |
8834 | { PREFIX_TABLE (PREFIX_VEX_0F2F) }, | |
85f10a01 | 8835 | /* 30 */ |
592d1631 L |
8836 | { Bad_Opcode }, |
8837 | { Bad_Opcode }, | |
8838 | { Bad_Opcode }, | |
8839 | { Bad_Opcode }, | |
8840 | { Bad_Opcode }, | |
8841 | { Bad_Opcode }, | |
8842 | { Bad_Opcode }, | |
8843 | { Bad_Opcode }, | |
4e7d34a6 | 8844 | /* 38 */ |
592d1631 L |
8845 | { Bad_Opcode }, |
8846 | { Bad_Opcode }, | |
8847 | { Bad_Opcode }, | |
8848 | { Bad_Opcode }, | |
8849 | { Bad_Opcode }, | |
8850 | { Bad_Opcode }, | |
8851 | { Bad_Opcode }, | |
8852 | { Bad_Opcode }, | |
d5d7db8e | 8853 | /* 40 */ |
592d1631 | 8854 | { Bad_Opcode }, |
43234a1e L |
8855 | { PREFIX_TABLE (PREFIX_VEX_0F41) }, |
8856 | { PREFIX_TABLE (PREFIX_VEX_0F42) }, | |
592d1631 | 8857 | { Bad_Opcode }, |
43234a1e L |
8858 | { PREFIX_TABLE (PREFIX_VEX_0F44) }, |
8859 | { PREFIX_TABLE (PREFIX_VEX_0F45) }, | |
8860 | { PREFIX_TABLE (PREFIX_VEX_0F46) }, | |
8861 | { PREFIX_TABLE (PREFIX_VEX_0F47) }, | |
85f10a01 | 8862 | /* 48 */ |
592d1631 L |
8863 | { Bad_Opcode }, |
8864 | { Bad_Opcode }, | |
1ba585e8 | 8865 | { PREFIX_TABLE (PREFIX_VEX_0F4A) }, |
43234a1e | 8866 | { PREFIX_TABLE (PREFIX_VEX_0F4B) }, |
592d1631 L |
8867 | { Bad_Opcode }, |
8868 | { Bad_Opcode }, | |
8869 | { Bad_Opcode }, | |
8870 | { Bad_Opcode }, | |
d5d7db8e | 8871 | /* 50 */ |
592a252b L |
8872 | { MOD_TABLE (MOD_VEX_0F50) }, |
8873 | { PREFIX_TABLE (PREFIX_VEX_0F51) }, | |
8874 | { PREFIX_TABLE (PREFIX_VEX_0F52) }, | |
8875 | { PREFIX_TABLE (PREFIX_VEX_0F53) }, | |
bf890a93 IT |
8876 | { "vandpX", { XM, Vex, EXx }, 0 }, |
8877 | { "vandnpX", { XM, Vex, EXx }, 0 }, | |
8878 | { "vorpX", { XM, Vex, EXx }, 0 }, | |
8879 | { "vxorpX", { XM, Vex, EXx }, 0 }, | |
c0f3af97 | 8880 | /* 58 */ |
592a252b L |
8881 | { PREFIX_TABLE (PREFIX_VEX_0F58) }, |
8882 | { PREFIX_TABLE (PREFIX_VEX_0F59) }, | |
8883 | { PREFIX_TABLE (PREFIX_VEX_0F5A) }, | |
8884 | { PREFIX_TABLE (PREFIX_VEX_0F5B) }, | |
8885 | { PREFIX_TABLE (PREFIX_VEX_0F5C) }, | |
8886 | { PREFIX_TABLE (PREFIX_VEX_0F5D) }, | |
8887 | { PREFIX_TABLE (PREFIX_VEX_0F5E) }, | |
8888 | { PREFIX_TABLE (PREFIX_VEX_0F5F) }, | |
c0f3af97 | 8889 | /* 60 */ |
592a252b L |
8890 | { PREFIX_TABLE (PREFIX_VEX_0F60) }, |
8891 | { PREFIX_TABLE (PREFIX_VEX_0F61) }, | |
8892 | { PREFIX_TABLE (PREFIX_VEX_0F62) }, | |
8893 | { PREFIX_TABLE (PREFIX_VEX_0F63) }, | |
8894 | { PREFIX_TABLE (PREFIX_VEX_0F64) }, | |
8895 | { PREFIX_TABLE (PREFIX_VEX_0F65) }, | |
8896 | { PREFIX_TABLE (PREFIX_VEX_0F66) }, | |
8897 | { PREFIX_TABLE (PREFIX_VEX_0F67) }, | |
c0f3af97 | 8898 | /* 68 */ |
592a252b L |
8899 | { PREFIX_TABLE (PREFIX_VEX_0F68) }, |
8900 | { PREFIX_TABLE (PREFIX_VEX_0F69) }, | |
8901 | { PREFIX_TABLE (PREFIX_VEX_0F6A) }, | |
8902 | { PREFIX_TABLE (PREFIX_VEX_0F6B) }, | |
8903 | { PREFIX_TABLE (PREFIX_VEX_0F6C) }, | |
8904 | { PREFIX_TABLE (PREFIX_VEX_0F6D) }, | |
8905 | { PREFIX_TABLE (PREFIX_VEX_0F6E) }, | |
8906 | { PREFIX_TABLE (PREFIX_VEX_0F6F) }, | |
c0f3af97 | 8907 | /* 70 */ |
592a252b L |
8908 | { PREFIX_TABLE (PREFIX_VEX_0F70) }, |
8909 | { REG_TABLE (REG_VEX_0F71) }, | |
8910 | { REG_TABLE (REG_VEX_0F72) }, | |
8911 | { REG_TABLE (REG_VEX_0F73) }, | |
8912 | { PREFIX_TABLE (PREFIX_VEX_0F74) }, | |
8913 | { PREFIX_TABLE (PREFIX_VEX_0F75) }, | |
8914 | { PREFIX_TABLE (PREFIX_VEX_0F76) }, | |
8915 | { PREFIX_TABLE (PREFIX_VEX_0F77) }, | |
c0f3af97 | 8916 | /* 78 */ |
592d1631 L |
8917 | { Bad_Opcode }, |
8918 | { Bad_Opcode }, | |
8919 | { Bad_Opcode }, | |
8920 | { Bad_Opcode }, | |
592a252b L |
8921 | { PREFIX_TABLE (PREFIX_VEX_0F7C) }, |
8922 | { PREFIX_TABLE (PREFIX_VEX_0F7D) }, | |
8923 | { PREFIX_TABLE (PREFIX_VEX_0F7E) }, | |
8924 | { PREFIX_TABLE (PREFIX_VEX_0F7F) }, | |
c0f3af97 | 8925 | /* 80 */ |
592d1631 L |
8926 | { Bad_Opcode }, |
8927 | { Bad_Opcode }, | |
8928 | { Bad_Opcode }, | |
8929 | { Bad_Opcode }, | |
8930 | { Bad_Opcode }, | |
8931 | { Bad_Opcode }, | |
8932 | { Bad_Opcode }, | |
8933 | { Bad_Opcode }, | |
c0f3af97 | 8934 | /* 88 */ |
592d1631 L |
8935 | { Bad_Opcode }, |
8936 | { Bad_Opcode }, | |
8937 | { Bad_Opcode }, | |
8938 | { Bad_Opcode }, | |
8939 | { Bad_Opcode }, | |
8940 | { Bad_Opcode }, | |
8941 | { Bad_Opcode }, | |
8942 | { Bad_Opcode }, | |
c0f3af97 | 8943 | /* 90 */ |
43234a1e L |
8944 | { PREFIX_TABLE (PREFIX_VEX_0F90) }, |
8945 | { PREFIX_TABLE (PREFIX_VEX_0F91) }, | |
8946 | { PREFIX_TABLE (PREFIX_VEX_0F92) }, | |
8947 | { PREFIX_TABLE (PREFIX_VEX_0F93) }, | |
592d1631 L |
8948 | { Bad_Opcode }, |
8949 | { Bad_Opcode }, | |
8950 | { Bad_Opcode }, | |
8951 | { Bad_Opcode }, | |
c0f3af97 | 8952 | /* 98 */ |
43234a1e | 8953 | { PREFIX_TABLE (PREFIX_VEX_0F98) }, |
1ba585e8 | 8954 | { PREFIX_TABLE (PREFIX_VEX_0F99) }, |
592d1631 L |
8955 | { Bad_Opcode }, |
8956 | { Bad_Opcode }, | |
8957 | { Bad_Opcode }, | |
8958 | { Bad_Opcode }, | |
8959 | { Bad_Opcode }, | |
8960 | { Bad_Opcode }, | |
c0f3af97 | 8961 | /* a0 */ |
592d1631 L |
8962 | { Bad_Opcode }, |
8963 | { Bad_Opcode }, | |
8964 | { Bad_Opcode }, | |
8965 | { Bad_Opcode }, | |
8966 | { Bad_Opcode }, | |
8967 | { Bad_Opcode }, | |
8968 | { Bad_Opcode }, | |
8969 | { Bad_Opcode }, | |
c0f3af97 | 8970 | /* a8 */ |
592d1631 L |
8971 | { Bad_Opcode }, |
8972 | { Bad_Opcode }, | |
8973 | { Bad_Opcode }, | |
8974 | { Bad_Opcode }, | |
8975 | { Bad_Opcode }, | |
8976 | { Bad_Opcode }, | |
592a252b | 8977 | { REG_TABLE (REG_VEX_0FAE) }, |
592d1631 | 8978 | { Bad_Opcode }, |
c0f3af97 | 8979 | /* b0 */ |
592d1631 L |
8980 | { Bad_Opcode }, |
8981 | { Bad_Opcode }, | |
8982 | { Bad_Opcode }, | |
8983 | { Bad_Opcode }, | |
8984 | { Bad_Opcode }, | |
8985 | { Bad_Opcode }, | |
8986 | { Bad_Opcode }, | |
8987 | { Bad_Opcode }, | |
c0f3af97 | 8988 | /* b8 */ |
592d1631 L |
8989 | { Bad_Opcode }, |
8990 | { Bad_Opcode }, | |
8991 | { Bad_Opcode }, | |
8992 | { Bad_Opcode }, | |
8993 | { Bad_Opcode }, | |
8994 | { Bad_Opcode }, | |
8995 | { Bad_Opcode }, | |
8996 | { Bad_Opcode }, | |
c0f3af97 | 8997 | /* c0 */ |
592d1631 L |
8998 | { Bad_Opcode }, |
8999 | { Bad_Opcode }, | |
592a252b | 9000 | { PREFIX_TABLE (PREFIX_VEX_0FC2) }, |
592d1631 | 9001 | { Bad_Opcode }, |
592a252b L |
9002 | { PREFIX_TABLE (PREFIX_VEX_0FC4) }, |
9003 | { PREFIX_TABLE (PREFIX_VEX_0FC5) }, | |
bf890a93 | 9004 | { "vshufpX", { XM, Vex, EXx, Ib }, 0 }, |
592d1631 | 9005 | { Bad_Opcode }, |
c0f3af97 | 9006 | /* c8 */ |
592d1631 L |
9007 | { Bad_Opcode }, |
9008 | { Bad_Opcode }, | |
9009 | { Bad_Opcode }, | |
9010 | { Bad_Opcode }, | |
9011 | { Bad_Opcode }, | |
9012 | { Bad_Opcode }, | |
9013 | { Bad_Opcode }, | |
9014 | { Bad_Opcode }, | |
c0f3af97 | 9015 | /* d0 */ |
592a252b L |
9016 | { PREFIX_TABLE (PREFIX_VEX_0FD0) }, |
9017 | { PREFIX_TABLE (PREFIX_VEX_0FD1) }, | |
9018 | { PREFIX_TABLE (PREFIX_VEX_0FD2) }, | |
9019 | { PREFIX_TABLE (PREFIX_VEX_0FD3) }, | |
9020 | { PREFIX_TABLE (PREFIX_VEX_0FD4) }, | |
9021 | { PREFIX_TABLE (PREFIX_VEX_0FD5) }, | |
9022 | { PREFIX_TABLE (PREFIX_VEX_0FD6) }, | |
9023 | { PREFIX_TABLE (PREFIX_VEX_0FD7) }, | |
c0f3af97 | 9024 | /* d8 */ |
592a252b L |
9025 | { PREFIX_TABLE (PREFIX_VEX_0FD8) }, |
9026 | { PREFIX_TABLE (PREFIX_VEX_0FD9) }, | |
9027 | { PREFIX_TABLE (PREFIX_VEX_0FDA) }, | |
9028 | { PREFIX_TABLE (PREFIX_VEX_0FDB) }, | |
9029 | { PREFIX_TABLE (PREFIX_VEX_0FDC) }, | |
9030 | { PREFIX_TABLE (PREFIX_VEX_0FDD) }, | |
9031 | { PREFIX_TABLE (PREFIX_VEX_0FDE) }, | |
9032 | { PREFIX_TABLE (PREFIX_VEX_0FDF) }, | |
c0f3af97 | 9033 | /* e0 */ |
592a252b L |
9034 | { PREFIX_TABLE (PREFIX_VEX_0FE0) }, |
9035 | { PREFIX_TABLE (PREFIX_VEX_0FE1) }, | |
9036 | { PREFIX_TABLE (PREFIX_VEX_0FE2) }, | |
9037 | { PREFIX_TABLE (PREFIX_VEX_0FE3) }, | |
9038 | { PREFIX_TABLE (PREFIX_VEX_0FE4) }, | |
9039 | { PREFIX_TABLE (PREFIX_VEX_0FE5) }, | |
9040 | { PREFIX_TABLE (PREFIX_VEX_0FE6) }, | |
9041 | { PREFIX_TABLE (PREFIX_VEX_0FE7) }, | |
c0f3af97 | 9042 | /* e8 */ |
592a252b L |
9043 | { PREFIX_TABLE (PREFIX_VEX_0FE8) }, |
9044 | { PREFIX_TABLE (PREFIX_VEX_0FE9) }, | |
9045 | { PREFIX_TABLE (PREFIX_VEX_0FEA) }, | |
9046 | { PREFIX_TABLE (PREFIX_VEX_0FEB) }, | |
9047 | { PREFIX_TABLE (PREFIX_VEX_0FEC) }, | |
9048 | { PREFIX_TABLE (PREFIX_VEX_0FED) }, | |
9049 | { PREFIX_TABLE (PREFIX_VEX_0FEE) }, | |
9050 | { PREFIX_TABLE (PREFIX_VEX_0FEF) }, | |
c0f3af97 | 9051 | /* f0 */ |
592a252b L |
9052 | { PREFIX_TABLE (PREFIX_VEX_0FF0) }, |
9053 | { PREFIX_TABLE (PREFIX_VEX_0FF1) }, | |
9054 | { PREFIX_TABLE (PREFIX_VEX_0FF2) }, | |
9055 | { PREFIX_TABLE (PREFIX_VEX_0FF3) }, | |
9056 | { PREFIX_TABLE (PREFIX_VEX_0FF4) }, | |
9057 | { PREFIX_TABLE (PREFIX_VEX_0FF5) }, | |
9058 | { PREFIX_TABLE (PREFIX_VEX_0FF6) }, | |
9059 | { PREFIX_TABLE (PREFIX_VEX_0FF7) }, | |
c0f3af97 | 9060 | /* f8 */ |
592a252b L |
9061 | { PREFIX_TABLE (PREFIX_VEX_0FF8) }, |
9062 | { PREFIX_TABLE (PREFIX_VEX_0FF9) }, | |
9063 | { PREFIX_TABLE (PREFIX_VEX_0FFA) }, | |
9064 | { PREFIX_TABLE (PREFIX_VEX_0FFB) }, | |
9065 | { PREFIX_TABLE (PREFIX_VEX_0FFC) }, | |
9066 | { PREFIX_TABLE (PREFIX_VEX_0FFD) }, | |
9067 | { PREFIX_TABLE (PREFIX_VEX_0FFE) }, | |
592d1631 | 9068 | { Bad_Opcode }, |
c0f3af97 L |
9069 | }, |
9070 | /* VEX_0F38 */ | |
9071 | { | |
9072 | /* 00 */ | |
592a252b L |
9073 | { PREFIX_TABLE (PREFIX_VEX_0F3800) }, |
9074 | { PREFIX_TABLE (PREFIX_VEX_0F3801) }, | |
9075 | { PREFIX_TABLE (PREFIX_VEX_0F3802) }, | |
9076 | { PREFIX_TABLE (PREFIX_VEX_0F3803) }, | |
9077 | { PREFIX_TABLE (PREFIX_VEX_0F3804) }, | |
9078 | { PREFIX_TABLE (PREFIX_VEX_0F3805) }, | |
9079 | { PREFIX_TABLE (PREFIX_VEX_0F3806) }, | |
9080 | { PREFIX_TABLE (PREFIX_VEX_0F3807) }, | |
c0f3af97 | 9081 | /* 08 */ |
592a252b L |
9082 | { PREFIX_TABLE (PREFIX_VEX_0F3808) }, |
9083 | { PREFIX_TABLE (PREFIX_VEX_0F3809) }, | |
9084 | { PREFIX_TABLE (PREFIX_VEX_0F380A) }, | |
9085 | { PREFIX_TABLE (PREFIX_VEX_0F380B) }, | |
9086 | { PREFIX_TABLE (PREFIX_VEX_0F380C) }, | |
9087 | { PREFIX_TABLE (PREFIX_VEX_0F380D) }, | |
9088 | { PREFIX_TABLE (PREFIX_VEX_0F380E) }, | |
9089 | { PREFIX_TABLE (PREFIX_VEX_0F380F) }, | |
c0f3af97 | 9090 | /* 10 */ |
592d1631 L |
9091 | { Bad_Opcode }, |
9092 | { Bad_Opcode }, | |
9093 | { Bad_Opcode }, | |
592a252b | 9094 | { PREFIX_TABLE (PREFIX_VEX_0F3813) }, |
592d1631 L |
9095 | { Bad_Opcode }, |
9096 | { Bad_Opcode }, | |
6c30d220 | 9097 | { PREFIX_TABLE (PREFIX_VEX_0F3816) }, |
592a252b | 9098 | { PREFIX_TABLE (PREFIX_VEX_0F3817) }, |
c0f3af97 | 9099 | /* 18 */ |
592a252b L |
9100 | { PREFIX_TABLE (PREFIX_VEX_0F3818) }, |
9101 | { PREFIX_TABLE (PREFIX_VEX_0F3819) }, | |
9102 | { PREFIX_TABLE (PREFIX_VEX_0F381A) }, | |
592d1631 | 9103 | { Bad_Opcode }, |
592a252b L |
9104 | { PREFIX_TABLE (PREFIX_VEX_0F381C) }, |
9105 | { PREFIX_TABLE (PREFIX_VEX_0F381D) }, | |
9106 | { PREFIX_TABLE (PREFIX_VEX_0F381E) }, | |
592d1631 | 9107 | { Bad_Opcode }, |
c0f3af97 | 9108 | /* 20 */ |
592a252b L |
9109 | { PREFIX_TABLE (PREFIX_VEX_0F3820) }, |
9110 | { PREFIX_TABLE (PREFIX_VEX_0F3821) }, | |
9111 | { PREFIX_TABLE (PREFIX_VEX_0F3822) }, | |
9112 | { PREFIX_TABLE (PREFIX_VEX_0F3823) }, | |
9113 | { PREFIX_TABLE (PREFIX_VEX_0F3824) }, | |
9114 | { PREFIX_TABLE (PREFIX_VEX_0F3825) }, | |
592d1631 L |
9115 | { Bad_Opcode }, |
9116 | { Bad_Opcode }, | |
c0f3af97 | 9117 | /* 28 */ |
592a252b L |
9118 | { PREFIX_TABLE (PREFIX_VEX_0F3828) }, |
9119 | { PREFIX_TABLE (PREFIX_VEX_0F3829) }, | |
9120 | { PREFIX_TABLE (PREFIX_VEX_0F382A) }, | |
9121 | { PREFIX_TABLE (PREFIX_VEX_0F382B) }, | |
9122 | { PREFIX_TABLE (PREFIX_VEX_0F382C) }, | |
9123 | { PREFIX_TABLE (PREFIX_VEX_0F382D) }, | |
9124 | { PREFIX_TABLE (PREFIX_VEX_0F382E) }, | |
9125 | { PREFIX_TABLE (PREFIX_VEX_0F382F) }, | |
c0f3af97 | 9126 | /* 30 */ |
592a252b L |
9127 | { PREFIX_TABLE (PREFIX_VEX_0F3830) }, |
9128 | { PREFIX_TABLE (PREFIX_VEX_0F3831) }, | |
9129 | { PREFIX_TABLE (PREFIX_VEX_0F3832) }, | |
9130 | { PREFIX_TABLE (PREFIX_VEX_0F3833) }, | |
9131 | { PREFIX_TABLE (PREFIX_VEX_0F3834) }, | |
9132 | { PREFIX_TABLE (PREFIX_VEX_0F3835) }, | |
6c30d220 | 9133 | { PREFIX_TABLE (PREFIX_VEX_0F3836) }, |
592a252b | 9134 | { PREFIX_TABLE (PREFIX_VEX_0F3837) }, |
c0f3af97 | 9135 | /* 38 */ |
592a252b L |
9136 | { PREFIX_TABLE (PREFIX_VEX_0F3838) }, |
9137 | { PREFIX_TABLE (PREFIX_VEX_0F3839) }, | |
9138 | { PREFIX_TABLE (PREFIX_VEX_0F383A) }, | |
9139 | { PREFIX_TABLE (PREFIX_VEX_0F383B) }, | |
9140 | { PREFIX_TABLE (PREFIX_VEX_0F383C) }, | |
9141 | { PREFIX_TABLE (PREFIX_VEX_0F383D) }, | |
9142 | { PREFIX_TABLE (PREFIX_VEX_0F383E) }, | |
9143 | { PREFIX_TABLE (PREFIX_VEX_0F383F) }, | |
c0f3af97 | 9144 | /* 40 */ |
592a252b L |
9145 | { PREFIX_TABLE (PREFIX_VEX_0F3840) }, |
9146 | { PREFIX_TABLE (PREFIX_VEX_0F3841) }, | |
592d1631 L |
9147 | { Bad_Opcode }, |
9148 | { Bad_Opcode }, | |
9149 | { Bad_Opcode }, | |
6c30d220 L |
9150 | { PREFIX_TABLE (PREFIX_VEX_0F3845) }, |
9151 | { PREFIX_TABLE (PREFIX_VEX_0F3846) }, | |
9152 | { PREFIX_TABLE (PREFIX_VEX_0F3847) }, | |
c0f3af97 | 9153 | /* 48 */ |
592d1631 L |
9154 | { Bad_Opcode }, |
9155 | { Bad_Opcode }, | |
9156 | { Bad_Opcode }, | |
9157 | { Bad_Opcode }, | |
9158 | { Bad_Opcode }, | |
9159 | { Bad_Opcode }, | |
9160 | { Bad_Opcode }, | |
9161 | { Bad_Opcode }, | |
c0f3af97 | 9162 | /* 50 */ |
592d1631 L |
9163 | { Bad_Opcode }, |
9164 | { Bad_Opcode }, | |
9165 | { Bad_Opcode }, | |
9166 | { Bad_Opcode }, | |
9167 | { Bad_Opcode }, | |
9168 | { Bad_Opcode }, | |
9169 | { Bad_Opcode }, | |
9170 | { Bad_Opcode }, | |
c0f3af97 | 9171 | /* 58 */ |
6c30d220 L |
9172 | { PREFIX_TABLE (PREFIX_VEX_0F3858) }, |
9173 | { PREFIX_TABLE (PREFIX_VEX_0F3859) }, | |
9174 | { PREFIX_TABLE (PREFIX_VEX_0F385A) }, | |
592d1631 L |
9175 | { Bad_Opcode }, |
9176 | { Bad_Opcode }, | |
9177 | { Bad_Opcode }, | |
9178 | { Bad_Opcode }, | |
9179 | { Bad_Opcode }, | |
c0f3af97 | 9180 | /* 60 */ |
592d1631 L |
9181 | { Bad_Opcode }, |
9182 | { Bad_Opcode }, | |
9183 | { Bad_Opcode }, | |
9184 | { Bad_Opcode }, | |
9185 | { Bad_Opcode }, | |
9186 | { Bad_Opcode }, | |
9187 | { Bad_Opcode }, | |
9188 | { Bad_Opcode }, | |
c0f3af97 | 9189 | /* 68 */ |
592d1631 L |
9190 | { Bad_Opcode }, |
9191 | { Bad_Opcode }, | |
9192 | { Bad_Opcode }, | |
9193 | { Bad_Opcode }, | |
9194 | { Bad_Opcode }, | |
9195 | { Bad_Opcode }, | |
9196 | { Bad_Opcode }, | |
9197 | { Bad_Opcode }, | |
c0f3af97 | 9198 | /* 70 */ |
592d1631 L |
9199 | { Bad_Opcode }, |
9200 | { Bad_Opcode }, | |
9201 | { Bad_Opcode }, | |
9202 | { Bad_Opcode }, | |
9203 | { Bad_Opcode }, | |
9204 | { Bad_Opcode }, | |
9205 | { Bad_Opcode }, | |
9206 | { Bad_Opcode }, | |
c0f3af97 | 9207 | /* 78 */ |
6c30d220 L |
9208 | { PREFIX_TABLE (PREFIX_VEX_0F3878) }, |
9209 | { PREFIX_TABLE (PREFIX_VEX_0F3879) }, | |
592d1631 L |
9210 | { Bad_Opcode }, |
9211 | { Bad_Opcode }, | |
9212 | { Bad_Opcode }, | |
9213 | { Bad_Opcode }, | |
9214 | { Bad_Opcode }, | |
9215 | { Bad_Opcode }, | |
c0f3af97 | 9216 | /* 80 */ |
592d1631 L |
9217 | { Bad_Opcode }, |
9218 | { Bad_Opcode }, | |
9219 | { Bad_Opcode }, | |
9220 | { Bad_Opcode }, | |
9221 | { Bad_Opcode }, | |
9222 | { Bad_Opcode }, | |
9223 | { Bad_Opcode }, | |
9224 | { Bad_Opcode }, | |
c0f3af97 | 9225 | /* 88 */ |
592d1631 L |
9226 | { Bad_Opcode }, |
9227 | { Bad_Opcode }, | |
9228 | { Bad_Opcode }, | |
9229 | { Bad_Opcode }, | |
6c30d220 | 9230 | { PREFIX_TABLE (PREFIX_VEX_0F388C) }, |
592d1631 | 9231 | { Bad_Opcode }, |
6c30d220 | 9232 | { PREFIX_TABLE (PREFIX_VEX_0F388E) }, |
592d1631 | 9233 | { Bad_Opcode }, |
c0f3af97 | 9234 | /* 90 */ |
6c30d220 L |
9235 | { PREFIX_TABLE (PREFIX_VEX_0F3890) }, |
9236 | { PREFIX_TABLE (PREFIX_VEX_0F3891) }, | |
9237 | { PREFIX_TABLE (PREFIX_VEX_0F3892) }, | |
9238 | { PREFIX_TABLE (PREFIX_VEX_0F3893) }, | |
592d1631 L |
9239 | { Bad_Opcode }, |
9240 | { Bad_Opcode }, | |
592a252b L |
9241 | { PREFIX_TABLE (PREFIX_VEX_0F3896) }, |
9242 | { PREFIX_TABLE (PREFIX_VEX_0F3897) }, | |
c0f3af97 | 9243 | /* 98 */ |
592a252b L |
9244 | { PREFIX_TABLE (PREFIX_VEX_0F3898) }, |
9245 | { PREFIX_TABLE (PREFIX_VEX_0F3899) }, | |
9246 | { PREFIX_TABLE (PREFIX_VEX_0F389A) }, | |
9247 | { PREFIX_TABLE (PREFIX_VEX_0F389B) }, | |
9248 | { PREFIX_TABLE (PREFIX_VEX_0F389C) }, | |
9249 | { PREFIX_TABLE (PREFIX_VEX_0F389D) }, | |
9250 | { PREFIX_TABLE (PREFIX_VEX_0F389E) }, | |
9251 | { PREFIX_TABLE (PREFIX_VEX_0F389F) }, | |
c0f3af97 | 9252 | /* a0 */ |
592d1631 L |
9253 | { Bad_Opcode }, |
9254 | { Bad_Opcode }, | |
9255 | { Bad_Opcode }, | |
9256 | { Bad_Opcode }, | |
9257 | { Bad_Opcode }, | |
9258 | { Bad_Opcode }, | |
592a252b L |
9259 | { PREFIX_TABLE (PREFIX_VEX_0F38A6) }, |
9260 | { PREFIX_TABLE (PREFIX_VEX_0F38A7) }, | |
c0f3af97 | 9261 | /* a8 */ |
592a252b L |
9262 | { PREFIX_TABLE (PREFIX_VEX_0F38A8) }, |
9263 | { PREFIX_TABLE (PREFIX_VEX_0F38A9) }, | |
9264 | { PREFIX_TABLE (PREFIX_VEX_0F38AA) }, | |
9265 | { PREFIX_TABLE (PREFIX_VEX_0F38AB) }, | |
9266 | { PREFIX_TABLE (PREFIX_VEX_0F38AC) }, | |
9267 | { PREFIX_TABLE (PREFIX_VEX_0F38AD) }, | |
9268 | { PREFIX_TABLE (PREFIX_VEX_0F38AE) }, | |
9269 | { PREFIX_TABLE (PREFIX_VEX_0F38AF) }, | |
c0f3af97 | 9270 | /* b0 */ |
592d1631 L |
9271 | { Bad_Opcode }, |
9272 | { Bad_Opcode }, | |
9273 | { Bad_Opcode }, | |
9274 | { Bad_Opcode }, | |
9275 | { Bad_Opcode }, | |
9276 | { Bad_Opcode }, | |
592a252b L |
9277 | { PREFIX_TABLE (PREFIX_VEX_0F38B6) }, |
9278 | { PREFIX_TABLE (PREFIX_VEX_0F38B7) }, | |
c0f3af97 | 9279 | /* b8 */ |
592a252b L |
9280 | { PREFIX_TABLE (PREFIX_VEX_0F38B8) }, |
9281 | { PREFIX_TABLE (PREFIX_VEX_0F38B9) }, | |
9282 | { PREFIX_TABLE (PREFIX_VEX_0F38BA) }, | |
9283 | { PREFIX_TABLE (PREFIX_VEX_0F38BB) }, | |
9284 | { PREFIX_TABLE (PREFIX_VEX_0F38BC) }, | |
9285 | { PREFIX_TABLE (PREFIX_VEX_0F38BD) }, | |
9286 | { PREFIX_TABLE (PREFIX_VEX_0F38BE) }, | |
9287 | { PREFIX_TABLE (PREFIX_VEX_0F38BF) }, | |
c0f3af97 | 9288 | /* c0 */ |
592d1631 L |
9289 | { Bad_Opcode }, |
9290 | { Bad_Opcode }, | |
9291 | { Bad_Opcode }, | |
9292 | { Bad_Opcode }, | |
9293 | { Bad_Opcode }, | |
9294 | { Bad_Opcode }, | |
9295 | { Bad_Opcode }, | |
9296 | { Bad_Opcode }, | |
c0f3af97 | 9297 | /* c8 */ |
592d1631 L |
9298 | { Bad_Opcode }, |
9299 | { Bad_Opcode }, | |
9300 | { Bad_Opcode }, | |
9301 | { Bad_Opcode }, | |
9302 | { Bad_Opcode }, | |
9303 | { Bad_Opcode }, | |
9304 | { Bad_Opcode }, | |
9305 | { Bad_Opcode }, | |
c0f3af97 | 9306 | /* d0 */ |
592d1631 L |
9307 | { Bad_Opcode }, |
9308 | { Bad_Opcode }, | |
9309 | { Bad_Opcode }, | |
9310 | { Bad_Opcode }, | |
9311 | { Bad_Opcode }, | |
9312 | { Bad_Opcode }, | |
9313 | { Bad_Opcode }, | |
9314 | { Bad_Opcode }, | |
c0f3af97 | 9315 | /* d8 */ |
592d1631 L |
9316 | { Bad_Opcode }, |
9317 | { Bad_Opcode }, | |
9318 | { Bad_Opcode }, | |
592a252b L |
9319 | { PREFIX_TABLE (PREFIX_VEX_0F38DB) }, |
9320 | { PREFIX_TABLE (PREFIX_VEX_0F38DC) }, | |
9321 | { PREFIX_TABLE (PREFIX_VEX_0F38DD) }, | |
9322 | { PREFIX_TABLE (PREFIX_VEX_0F38DE) }, | |
9323 | { PREFIX_TABLE (PREFIX_VEX_0F38DF) }, | |
c0f3af97 | 9324 | /* e0 */ |
592d1631 L |
9325 | { Bad_Opcode }, |
9326 | { Bad_Opcode }, | |
9327 | { Bad_Opcode }, | |
9328 | { Bad_Opcode }, | |
9329 | { Bad_Opcode }, | |
9330 | { Bad_Opcode }, | |
9331 | { Bad_Opcode }, | |
9332 | { Bad_Opcode }, | |
c0f3af97 | 9333 | /* e8 */ |
592d1631 L |
9334 | { Bad_Opcode }, |
9335 | { Bad_Opcode }, | |
9336 | { Bad_Opcode }, | |
9337 | { Bad_Opcode }, | |
9338 | { Bad_Opcode }, | |
9339 | { Bad_Opcode }, | |
9340 | { Bad_Opcode }, | |
9341 | { Bad_Opcode }, | |
c0f3af97 | 9342 | /* f0 */ |
592d1631 L |
9343 | { Bad_Opcode }, |
9344 | { Bad_Opcode }, | |
f12dc422 L |
9345 | { PREFIX_TABLE (PREFIX_VEX_0F38F2) }, |
9346 | { REG_TABLE (REG_VEX_0F38F3) }, | |
592d1631 | 9347 | { Bad_Opcode }, |
6c30d220 L |
9348 | { PREFIX_TABLE (PREFIX_VEX_0F38F5) }, |
9349 | { PREFIX_TABLE (PREFIX_VEX_0F38F6) }, | |
f12dc422 | 9350 | { PREFIX_TABLE (PREFIX_VEX_0F38F7) }, |
c0f3af97 | 9351 | /* f8 */ |
592d1631 L |
9352 | { Bad_Opcode }, |
9353 | { Bad_Opcode }, | |
9354 | { Bad_Opcode }, | |
9355 | { Bad_Opcode }, | |
9356 | { Bad_Opcode }, | |
9357 | { Bad_Opcode }, | |
9358 | { Bad_Opcode }, | |
9359 | { Bad_Opcode }, | |
c0f3af97 L |
9360 | }, |
9361 | /* VEX_0F3A */ | |
9362 | { | |
9363 | /* 00 */ | |
6c30d220 L |
9364 | { PREFIX_TABLE (PREFIX_VEX_0F3A00) }, |
9365 | { PREFIX_TABLE (PREFIX_VEX_0F3A01) }, | |
9366 | { PREFIX_TABLE (PREFIX_VEX_0F3A02) }, | |
592d1631 | 9367 | { Bad_Opcode }, |
592a252b L |
9368 | { PREFIX_TABLE (PREFIX_VEX_0F3A04) }, |
9369 | { PREFIX_TABLE (PREFIX_VEX_0F3A05) }, | |
9370 | { PREFIX_TABLE (PREFIX_VEX_0F3A06) }, | |
592d1631 | 9371 | { Bad_Opcode }, |
c0f3af97 | 9372 | /* 08 */ |
592a252b L |
9373 | { PREFIX_TABLE (PREFIX_VEX_0F3A08) }, |
9374 | { PREFIX_TABLE (PREFIX_VEX_0F3A09) }, | |
9375 | { PREFIX_TABLE (PREFIX_VEX_0F3A0A) }, | |
9376 | { PREFIX_TABLE (PREFIX_VEX_0F3A0B) }, | |
9377 | { PREFIX_TABLE (PREFIX_VEX_0F3A0C) }, | |
9378 | { PREFIX_TABLE (PREFIX_VEX_0F3A0D) }, | |
9379 | { PREFIX_TABLE (PREFIX_VEX_0F3A0E) }, | |
9380 | { PREFIX_TABLE (PREFIX_VEX_0F3A0F) }, | |
c0f3af97 | 9381 | /* 10 */ |
592d1631 L |
9382 | { Bad_Opcode }, |
9383 | { Bad_Opcode }, | |
9384 | { Bad_Opcode }, | |
9385 | { Bad_Opcode }, | |
592a252b L |
9386 | { PREFIX_TABLE (PREFIX_VEX_0F3A14) }, |
9387 | { PREFIX_TABLE (PREFIX_VEX_0F3A15) }, | |
9388 | { PREFIX_TABLE (PREFIX_VEX_0F3A16) }, | |
9389 | { PREFIX_TABLE (PREFIX_VEX_0F3A17) }, | |
c0f3af97 | 9390 | /* 18 */ |
592a252b L |
9391 | { PREFIX_TABLE (PREFIX_VEX_0F3A18) }, |
9392 | { PREFIX_TABLE (PREFIX_VEX_0F3A19) }, | |
592d1631 L |
9393 | { Bad_Opcode }, |
9394 | { Bad_Opcode }, | |
9395 | { Bad_Opcode }, | |
592a252b | 9396 | { PREFIX_TABLE (PREFIX_VEX_0F3A1D) }, |
592d1631 L |
9397 | { Bad_Opcode }, |
9398 | { Bad_Opcode }, | |
c0f3af97 | 9399 | /* 20 */ |
592a252b L |
9400 | { PREFIX_TABLE (PREFIX_VEX_0F3A20) }, |
9401 | { PREFIX_TABLE (PREFIX_VEX_0F3A21) }, | |
9402 | { PREFIX_TABLE (PREFIX_VEX_0F3A22) }, | |
592d1631 L |
9403 | { Bad_Opcode }, |
9404 | { Bad_Opcode }, | |
9405 | { Bad_Opcode }, | |
9406 | { Bad_Opcode }, | |
9407 | { Bad_Opcode }, | |
c0f3af97 | 9408 | /* 28 */ |
592d1631 L |
9409 | { Bad_Opcode }, |
9410 | { Bad_Opcode }, | |
9411 | { Bad_Opcode }, | |
9412 | { Bad_Opcode }, | |
9413 | { Bad_Opcode }, | |
9414 | { Bad_Opcode }, | |
9415 | { Bad_Opcode }, | |
9416 | { Bad_Opcode }, | |
c0f3af97 | 9417 | /* 30 */ |
43234a1e | 9418 | { PREFIX_TABLE (PREFIX_VEX_0F3A30) }, |
1ba585e8 | 9419 | { PREFIX_TABLE (PREFIX_VEX_0F3A31) }, |
43234a1e | 9420 | { PREFIX_TABLE (PREFIX_VEX_0F3A32) }, |
1ba585e8 | 9421 | { PREFIX_TABLE (PREFIX_VEX_0F3A33) }, |
592d1631 L |
9422 | { Bad_Opcode }, |
9423 | { Bad_Opcode }, | |
9424 | { Bad_Opcode }, | |
9425 | { Bad_Opcode }, | |
c0f3af97 | 9426 | /* 38 */ |
6c30d220 L |
9427 | { PREFIX_TABLE (PREFIX_VEX_0F3A38) }, |
9428 | { PREFIX_TABLE (PREFIX_VEX_0F3A39) }, | |
592d1631 L |
9429 | { Bad_Opcode }, |
9430 | { Bad_Opcode }, | |
9431 | { Bad_Opcode }, | |
9432 | { Bad_Opcode }, | |
9433 | { Bad_Opcode }, | |
9434 | { Bad_Opcode }, | |
c0f3af97 | 9435 | /* 40 */ |
592a252b L |
9436 | { PREFIX_TABLE (PREFIX_VEX_0F3A40) }, |
9437 | { PREFIX_TABLE (PREFIX_VEX_0F3A41) }, | |
9438 | { PREFIX_TABLE (PREFIX_VEX_0F3A42) }, | |
592d1631 | 9439 | { Bad_Opcode }, |
592a252b | 9440 | { PREFIX_TABLE (PREFIX_VEX_0F3A44) }, |
592d1631 | 9441 | { Bad_Opcode }, |
6c30d220 | 9442 | { PREFIX_TABLE (PREFIX_VEX_0F3A46) }, |
592d1631 | 9443 | { Bad_Opcode }, |
c0f3af97 | 9444 | /* 48 */ |
592a252b L |
9445 | { PREFIX_TABLE (PREFIX_VEX_0F3A48) }, |
9446 | { PREFIX_TABLE (PREFIX_VEX_0F3A49) }, | |
9447 | { PREFIX_TABLE (PREFIX_VEX_0F3A4A) }, | |
9448 | { PREFIX_TABLE (PREFIX_VEX_0F3A4B) }, | |
9449 | { PREFIX_TABLE (PREFIX_VEX_0F3A4C) }, | |
592d1631 L |
9450 | { Bad_Opcode }, |
9451 | { Bad_Opcode }, | |
9452 | { Bad_Opcode }, | |
c0f3af97 | 9453 | /* 50 */ |
592d1631 L |
9454 | { Bad_Opcode }, |
9455 | { Bad_Opcode }, | |
9456 | { Bad_Opcode }, | |
9457 | { Bad_Opcode }, | |
9458 | { Bad_Opcode }, | |
9459 | { Bad_Opcode }, | |
9460 | { Bad_Opcode }, | |
9461 | { Bad_Opcode }, | |
c0f3af97 | 9462 | /* 58 */ |
592d1631 L |
9463 | { Bad_Opcode }, |
9464 | { Bad_Opcode }, | |
9465 | { Bad_Opcode }, | |
9466 | { Bad_Opcode }, | |
592a252b L |
9467 | { PREFIX_TABLE (PREFIX_VEX_0F3A5C) }, |
9468 | { PREFIX_TABLE (PREFIX_VEX_0F3A5D) }, | |
9469 | { PREFIX_TABLE (PREFIX_VEX_0F3A5E) }, | |
9470 | { PREFIX_TABLE (PREFIX_VEX_0F3A5F) }, | |
c0f3af97 | 9471 | /* 60 */ |
592a252b L |
9472 | { PREFIX_TABLE (PREFIX_VEX_0F3A60) }, |
9473 | { PREFIX_TABLE (PREFIX_VEX_0F3A61) }, | |
9474 | { PREFIX_TABLE (PREFIX_VEX_0F3A62) }, | |
9475 | { PREFIX_TABLE (PREFIX_VEX_0F3A63) }, | |
592d1631 L |
9476 | { Bad_Opcode }, |
9477 | { Bad_Opcode }, | |
9478 | { Bad_Opcode }, | |
9479 | { Bad_Opcode }, | |
c0f3af97 | 9480 | /* 68 */ |
592a252b L |
9481 | { PREFIX_TABLE (PREFIX_VEX_0F3A68) }, |
9482 | { PREFIX_TABLE (PREFIX_VEX_0F3A69) }, | |
9483 | { PREFIX_TABLE (PREFIX_VEX_0F3A6A) }, | |
9484 | { PREFIX_TABLE (PREFIX_VEX_0F3A6B) }, | |
9485 | { PREFIX_TABLE (PREFIX_VEX_0F3A6C) }, | |
9486 | { PREFIX_TABLE (PREFIX_VEX_0F3A6D) }, | |
9487 | { PREFIX_TABLE (PREFIX_VEX_0F3A6E) }, | |
9488 | { PREFIX_TABLE (PREFIX_VEX_0F3A6F) }, | |
c0f3af97 | 9489 | /* 70 */ |
592d1631 L |
9490 | { Bad_Opcode }, |
9491 | { Bad_Opcode }, | |
9492 | { Bad_Opcode }, | |
9493 | { Bad_Opcode }, | |
9494 | { Bad_Opcode }, | |
9495 | { Bad_Opcode }, | |
9496 | { Bad_Opcode }, | |
9497 | { Bad_Opcode }, | |
c0f3af97 | 9498 | /* 78 */ |
592a252b L |
9499 | { PREFIX_TABLE (PREFIX_VEX_0F3A78) }, |
9500 | { PREFIX_TABLE (PREFIX_VEX_0F3A79) }, | |
9501 | { PREFIX_TABLE (PREFIX_VEX_0F3A7A) }, | |
9502 | { PREFIX_TABLE (PREFIX_VEX_0F3A7B) }, | |
9503 | { PREFIX_TABLE (PREFIX_VEX_0F3A7C) }, | |
9504 | { PREFIX_TABLE (PREFIX_VEX_0F3A7D) }, | |
9505 | { PREFIX_TABLE (PREFIX_VEX_0F3A7E) }, | |
9506 | { PREFIX_TABLE (PREFIX_VEX_0F3A7F) }, | |
c0f3af97 | 9507 | /* 80 */ |
592d1631 L |
9508 | { Bad_Opcode }, |
9509 | { Bad_Opcode }, | |
9510 | { Bad_Opcode }, | |
9511 | { Bad_Opcode }, | |
9512 | { Bad_Opcode }, | |
9513 | { Bad_Opcode }, | |
9514 | { Bad_Opcode }, | |
9515 | { Bad_Opcode }, | |
c0f3af97 | 9516 | /* 88 */ |
592d1631 L |
9517 | { Bad_Opcode }, |
9518 | { Bad_Opcode }, | |
9519 | { Bad_Opcode }, | |
9520 | { Bad_Opcode }, | |
9521 | { Bad_Opcode }, | |
9522 | { Bad_Opcode }, | |
9523 | { Bad_Opcode }, | |
9524 | { Bad_Opcode }, | |
c0f3af97 | 9525 | /* 90 */ |
592d1631 L |
9526 | { Bad_Opcode }, |
9527 | { Bad_Opcode }, | |
9528 | { Bad_Opcode }, | |
9529 | { Bad_Opcode }, | |
9530 | { Bad_Opcode }, | |
9531 | { Bad_Opcode }, | |
9532 | { Bad_Opcode }, | |
9533 | { Bad_Opcode }, | |
c0f3af97 | 9534 | /* 98 */ |
592d1631 L |
9535 | { Bad_Opcode }, |
9536 | { Bad_Opcode }, | |
9537 | { Bad_Opcode }, | |
9538 | { Bad_Opcode }, | |
9539 | { Bad_Opcode }, | |
9540 | { Bad_Opcode }, | |
9541 | { Bad_Opcode }, | |
9542 | { Bad_Opcode }, | |
c0f3af97 | 9543 | /* a0 */ |
592d1631 L |
9544 | { Bad_Opcode }, |
9545 | { Bad_Opcode }, | |
9546 | { Bad_Opcode }, | |
9547 | { Bad_Opcode }, | |
9548 | { Bad_Opcode }, | |
9549 | { Bad_Opcode }, | |
9550 | { Bad_Opcode }, | |
9551 | { Bad_Opcode }, | |
c0f3af97 | 9552 | /* a8 */ |
592d1631 L |
9553 | { Bad_Opcode }, |
9554 | { Bad_Opcode }, | |
9555 | { Bad_Opcode }, | |
9556 | { Bad_Opcode }, | |
9557 | { Bad_Opcode }, | |
9558 | { Bad_Opcode }, | |
9559 | { Bad_Opcode }, | |
9560 | { Bad_Opcode }, | |
c0f3af97 | 9561 | /* b0 */ |
592d1631 L |
9562 | { Bad_Opcode }, |
9563 | { Bad_Opcode }, | |
9564 | { Bad_Opcode }, | |
9565 | { Bad_Opcode }, | |
9566 | { Bad_Opcode }, | |
9567 | { Bad_Opcode }, | |
9568 | { Bad_Opcode }, | |
9569 | { Bad_Opcode }, | |
c0f3af97 | 9570 | /* b8 */ |
592d1631 L |
9571 | { Bad_Opcode }, |
9572 | { Bad_Opcode }, | |
9573 | { Bad_Opcode }, | |
9574 | { Bad_Opcode }, | |
9575 | { Bad_Opcode }, | |
9576 | { Bad_Opcode }, | |
9577 | { Bad_Opcode }, | |
9578 | { Bad_Opcode }, | |
c0f3af97 | 9579 | /* c0 */ |
592d1631 L |
9580 | { Bad_Opcode }, |
9581 | { Bad_Opcode }, | |
9582 | { Bad_Opcode }, | |
9583 | { Bad_Opcode }, | |
9584 | { Bad_Opcode }, | |
9585 | { Bad_Opcode }, | |
9586 | { Bad_Opcode }, | |
9587 | { Bad_Opcode }, | |
c0f3af97 | 9588 | /* c8 */ |
592d1631 L |
9589 | { Bad_Opcode }, |
9590 | { Bad_Opcode }, | |
9591 | { Bad_Opcode }, | |
9592 | { Bad_Opcode }, | |
9593 | { Bad_Opcode }, | |
9594 | { Bad_Opcode }, | |
9595 | { Bad_Opcode }, | |
9596 | { Bad_Opcode }, | |
c0f3af97 | 9597 | /* d0 */ |
592d1631 L |
9598 | { Bad_Opcode }, |
9599 | { Bad_Opcode }, | |
9600 | { Bad_Opcode }, | |
9601 | { Bad_Opcode }, | |
9602 | { Bad_Opcode }, | |
9603 | { Bad_Opcode }, | |
9604 | { Bad_Opcode }, | |
9605 | { Bad_Opcode }, | |
c0f3af97 | 9606 | /* d8 */ |
592d1631 L |
9607 | { Bad_Opcode }, |
9608 | { Bad_Opcode }, | |
9609 | { Bad_Opcode }, | |
9610 | { Bad_Opcode }, | |
9611 | { Bad_Opcode }, | |
9612 | { Bad_Opcode }, | |
9613 | { Bad_Opcode }, | |
592a252b | 9614 | { PREFIX_TABLE (PREFIX_VEX_0F3ADF) }, |
c0f3af97 | 9615 | /* e0 */ |
592d1631 L |
9616 | { Bad_Opcode }, |
9617 | { Bad_Opcode }, | |
9618 | { Bad_Opcode }, | |
9619 | { Bad_Opcode }, | |
9620 | { Bad_Opcode }, | |
9621 | { Bad_Opcode }, | |
9622 | { Bad_Opcode }, | |
9623 | { Bad_Opcode }, | |
c0f3af97 | 9624 | /* e8 */ |
592d1631 L |
9625 | { Bad_Opcode }, |
9626 | { Bad_Opcode }, | |
9627 | { Bad_Opcode }, | |
9628 | { Bad_Opcode }, | |
9629 | { Bad_Opcode }, | |
9630 | { Bad_Opcode }, | |
9631 | { Bad_Opcode }, | |
9632 | { Bad_Opcode }, | |
c0f3af97 | 9633 | /* f0 */ |
6c30d220 | 9634 | { PREFIX_TABLE (PREFIX_VEX_0F3AF0) }, |
592d1631 L |
9635 | { Bad_Opcode }, |
9636 | { Bad_Opcode }, | |
9637 | { Bad_Opcode }, | |
9638 | { Bad_Opcode }, | |
9639 | { Bad_Opcode }, | |
9640 | { Bad_Opcode }, | |
9641 | { Bad_Opcode }, | |
c0f3af97 | 9642 | /* f8 */ |
592d1631 L |
9643 | { Bad_Opcode }, |
9644 | { Bad_Opcode }, | |
9645 | { Bad_Opcode }, | |
9646 | { Bad_Opcode }, | |
9647 | { Bad_Opcode }, | |
9648 | { Bad_Opcode }, | |
9649 | { Bad_Opcode }, | |
9650 | { Bad_Opcode }, | |
c0f3af97 L |
9651 | }, |
9652 | }; | |
9653 | ||
43234a1e L |
9654 | #define NEED_OPCODE_TABLE |
9655 | #include "i386-dis-evex.h" | |
9656 | #undef NEED_OPCODE_TABLE | |
c0f3af97 | 9657 | static const struct dis386 vex_len_table[][2] = { |
592a252b | 9658 | /* VEX_LEN_0F10_P_1 */ |
c0f3af97 | 9659 | { |
592a252b L |
9660 | { VEX_W_TABLE (VEX_W_0F10_P_1) }, |
9661 | { VEX_W_TABLE (VEX_W_0F10_P_1) }, | |
c0f3af97 L |
9662 | }, |
9663 | ||
592a252b | 9664 | /* VEX_LEN_0F10_P_3 */ |
c0f3af97 | 9665 | { |
592a252b L |
9666 | { VEX_W_TABLE (VEX_W_0F10_P_3) }, |
9667 | { VEX_W_TABLE (VEX_W_0F10_P_3) }, | |
c0f3af97 L |
9668 | }, |
9669 | ||
592a252b | 9670 | /* VEX_LEN_0F11_P_1 */ |
c0f3af97 | 9671 | { |
592a252b L |
9672 | { VEX_W_TABLE (VEX_W_0F11_P_1) }, |
9673 | { VEX_W_TABLE (VEX_W_0F11_P_1) }, | |
c0f3af97 L |
9674 | }, |
9675 | ||
592a252b | 9676 | /* VEX_LEN_0F11_P_3 */ |
c0f3af97 | 9677 | { |
592a252b L |
9678 | { VEX_W_TABLE (VEX_W_0F11_P_3) }, |
9679 | { VEX_W_TABLE (VEX_W_0F11_P_3) }, | |
c0f3af97 L |
9680 | }, |
9681 | ||
592a252b | 9682 | /* VEX_LEN_0F12_P_0_M_0 */ |
c0f3af97 | 9683 | { |
592a252b | 9684 | { VEX_W_TABLE (VEX_W_0F12_P_0_M_0) }, |
c0f3af97 L |
9685 | }, |
9686 | ||
592a252b | 9687 | /* VEX_LEN_0F12_P_0_M_1 */ |
c0f3af97 | 9688 | { |
592a252b | 9689 | { VEX_W_TABLE (VEX_W_0F12_P_0_M_1) }, |
c0f3af97 L |
9690 | }, |
9691 | ||
592a252b | 9692 | /* VEX_LEN_0F12_P_2 */ |
c0f3af97 | 9693 | { |
592a252b | 9694 | { VEX_W_TABLE (VEX_W_0F12_P_2) }, |
c0f3af97 L |
9695 | }, |
9696 | ||
592a252b | 9697 | /* VEX_LEN_0F13_M_0 */ |
c0f3af97 | 9698 | { |
592a252b | 9699 | { VEX_W_TABLE (VEX_W_0F13_M_0) }, |
c0f3af97 L |
9700 | }, |
9701 | ||
592a252b | 9702 | /* VEX_LEN_0F16_P_0_M_0 */ |
c0f3af97 | 9703 | { |
592a252b | 9704 | { VEX_W_TABLE (VEX_W_0F16_P_0_M_0) }, |
c0f3af97 L |
9705 | }, |
9706 | ||
592a252b | 9707 | /* VEX_LEN_0F16_P_0_M_1 */ |
c0f3af97 | 9708 | { |
592a252b | 9709 | { VEX_W_TABLE (VEX_W_0F16_P_0_M_1) }, |
c0f3af97 L |
9710 | }, |
9711 | ||
592a252b | 9712 | /* VEX_LEN_0F16_P_2 */ |
c0f3af97 | 9713 | { |
592a252b | 9714 | { VEX_W_TABLE (VEX_W_0F16_P_2) }, |
c0f3af97 L |
9715 | }, |
9716 | ||
592a252b | 9717 | /* VEX_LEN_0F17_M_0 */ |
c0f3af97 | 9718 | { |
592a252b | 9719 | { VEX_W_TABLE (VEX_W_0F17_M_0) }, |
c0f3af97 L |
9720 | }, |
9721 | ||
592a252b | 9722 | /* VEX_LEN_0F2A_P_1 */ |
c0f3af97 | 9723 | { |
bf890a93 IT |
9724 | { "vcvtsi2ss%LQ", { XMScalar, VexScalar, Ev }, 0 }, |
9725 | { "vcvtsi2ss%LQ", { XMScalar, VexScalar, Ev }, 0 }, | |
c0f3af97 L |
9726 | }, |
9727 | ||
592a252b | 9728 | /* VEX_LEN_0F2A_P_3 */ |
c0f3af97 | 9729 | { |
bf890a93 IT |
9730 | { "vcvtsi2sd%LQ", { XMScalar, VexScalar, Ev }, 0 }, |
9731 | { "vcvtsi2sd%LQ", { XMScalar, VexScalar, Ev }, 0 }, | |
c0f3af97 L |
9732 | }, |
9733 | ||
592a252b | 9734 | /* VEX_LEN_0F2C_P_1 */ |
c0f3af97 | 9735 | { |
bf890a93 IT |
9736 | { "vcvttss2siY", { Gv, EXdScalar }, 0 }, |
9737 | { "vcvttss2siY", { Gv, EXdScalar }, 0 }, | |
c0f3af97 L |
9738 | }, |
9739 | ||
592a252b | 9740 | /* VEX_LEN_0F2C_P_3 */ |
c0f3af97 | 9741 | { |
bf890a93 IT |
9742 | { "vcvttsd2siY", { Gv, EXqScalar }, 0 }, |
9743 | { "vcvttsd2siY", { Gv, EXqScalar }, 0 }, | |
c0f3af97 L |
9744 | }, |
9745 | ||
592a252b | 9746 | /* VEX_LEN_0F2D_P_1 */ |
c0f3af97 | 9747 | { |
bf890a93 IT |
9748 | { "vcvtss2siY", { Gv, EXdScalar }, 0 }, |
9749 | { "vcvtss2siY", { Gv, EXdScalar }, 0 }, | |
c0f3af97 L |
9750 | }, |
9751 | ||
592a252b | 9752 | /* VEX_LEN_0F2D_P_3 */ |
c0f3af97 | 9753 | { |
bf890a93 IT |
9754 | { "vcvtsd2siY", { Gv, EXqScalar }, 0 }, |
9755 | { "vcvtsd2siY", { Gv, EXqScalar }, 0 }, | |
c0f3af97 L |
9756 | }, |
9757 | ||
592a252b | 9758 | /* VEX_LEN_0F2E_P_0 */ |
c0f3af97 | 9759 | { |
592a252b L |
9760 | { VEX_W_TABLE (VEX_W_0F2E_P_0) }, |
9761 | { VEX_W_TABLE (VEX_W_0F2E_P_0) }, | |
c0f3af97 L |
9762 | }, |
9763 | ||
592a252b | 9764 | /* VEX_LEN_0F2E_P_2 */ |
c0f3af97 | 9765 | { |
592a252b L |
9766 | { VEX_W_TABLE (VEX_W_0F2E_P_2) }, |
9767 | { VEX_W_TABLE (VEX_W_0F2E_P_2) }, | |
c0f3af97 L |
9768 | }, |
9769 | ||
592a252b | 9770 | /* VEX_LEN_0F2F_P_0 */ |
c0f3af97 | 9771 | { |
592a252b L |
9772 | { VEX_W_TABLE (VEX_W_0F2F_P_0) }, |
9773 | { VEX_W_TABLE (VEX_W_0F2F_P_0) }, | |
c0f3af97 L |
9774 | }, |
9775 | ||
592a252b | 9776 | /* VEX_LEN_0F2F_P_2 */ |
c0f3af97 | 9777 | { |
592a252b L |
9778 | { VEX_W_TABLE (VEX_W_0F2F_P_2) }, |
9779 | { VEX_W_TABLE (VEX_W_0F2F_P_2) }, | |
c0f3af97 L |
9780 | }, |
9781 | ||
43234a1e L |
9782 | /* VEX_LEN_0F41_P_0 */ |
9783 | { | |
9784 | { Bad_Opcode }, | |
9785 | { VEX_W_TABLE (VEX_W_0F41_P_0_LEN_1) }, | |
9786 | }, | |
1ba585e8 IT |
9787 | /* VEX_LEN_0F41_P_2 */ |
9788 | { | |
9789 | { Bad_Opcode }, | |
9790 | { VEX_W_TABLE (VEX_W_0F41_P_2_LEN_1) }, | |
9791 | }, | |
43234a1e L |
9792 | /* VEX_LEN_0F42_P_0 */ |
9793 | { | |
9794 | { Bad_Opcode }, | |
9795 | { VEX_W_TABLE (VEX_W_0F42_P_0_LEN_1) }, | |
9796 | }, | |
1ba585e8 IT |
9797 | /* VEX_LEN_0F42_P_2 */ |
9798 | { | |
9799 | { Bad_Opcode }, | |
9800 | { VEX_W_TABLE (VEX_W_0F42_P_2_LEN_1) }, | |
9801 | }, | |
43234a1e L |
9802 | /* VEX_LEN_0F44_P_0 */ |
9803 | { | |
9804 | { VEX_W_TABLE (VEX_W_0F44_P_0_LEN_0) }, | |
9805 | }, | |
1ba585e8 IT |
9806 | /* VEX_LEN_0F44_P_2 */ |
9807 | { | |
9808 | { VEX_W_TABLE (VEX_W_0F44_P_2_LEN_0) }, | |
9809 | }, | |
43234a1e L |
9810 | /* VEX_LEN_0F45_P_0 */ |
9811 | { | |
9812 | { Bad_Opcode }, | |
9813 | { VEX_W_TABLE (VEX_W_0F45_P_0_LEN_1) }, | |
9814 | }, | |
1ba585e8 IT |
9815 | /* VEX_LEN_0F45_P_2 */ |
9816 | { | |
9817 | { Bad_Opcode }, | |
9818 | { VEX_W_TABLE (VEX_W_0F45_P_2_LEN_1) }, | |
9819 | }, | |
43234a1e L |
9820 | /* VEX_LEN_0F46_P_0 */ |
9821 | { | |
9822 | { Bad_Opcode }, | |
9823 | { VEX_W_TABLE (VEX_W_0F46_P_0_LEN_1) }, | |
9824 | }, | |
1ba585e8 IT |
9825 | /* VEX_LEN_0F46_P_2 */ |
9826 | { | |
9827 | { Bad_Opcode }, | |
9828 | { VEX_W_TABLE (VEX_W_0F46_P_2_LEN_1) }, | |
9829 | }, | |
43234a1e L |
9830 | /* VEX_LEN_0F47_P_0 */ |
9831 | { | |
9832 | { Bad_Opcode }, | |
9833 | { VEX_W_TABLE (VEX_W_0F47_P_0_LEN_1) }, | |
9834 | }, | |
1ba585e8 IT |
9835 | /* VEX_LEN_0F47_P_2 */ |
9836 | { | |
9837 | { Bad_Opcode }, | |
9838 | { VEX_W_TABLE (VEX_W_0F47_P_2_LEN_1) }, | |
9839 | }, | |
9840 | /* VEX_LEN_0F4A_P_0 */ | |
9841 | { | |
9842 | { Bad_Opcode }, | |
9843 | { VEX_W_TABLE (VEX_W_0F4A_P_0_LEN_1) }, | |
9844 | }, | |
9845 | /* VEX_LEN_0F4A_P_2 */ | |
9846 | { | |
9847 | { Bad_Opcode }, | |
9848 | { VEX_W_TABLE (VEX_W_0F4A_P_2_LEN_1) }, | |
9849 | }, | |
9850 | /* VEX_LEN_0F4B_P_0 */ | |
9851 | { | |
9852 | { Bad_Opcode }, | |
9853 | { VEX_W_TABLE (VEX_W_0F4B_P_0_LEN_1) }, | |
9854 | }, | |
43234a1e L |
9855 | /* VEX_LEN_0F4B_P_2 */ |
9856 | { | |
9857 | { Bad_Opcode }, | |
9858 | { VEX_W_TABLE (VEX_W_0F4B_P_2_LEN_1) }, | |
9859 | }, | |
9860 | ||
592a252b | 9861 | /* VEX_LEN_0F51_P_1 */ |
c0f3af97 | 9862 | { |
592a252b L |
9863 | { VEX_W_TABLE (VEX_W_0F51_P_1) }, |
9864 | { VEX_W_TABLE (VEX_W_0F51_P_1) }, | |
c0f3af97 L |
9865 | }, |
9866 | ||
592a252b | 9867 | /* VEX_LEN_0F51_P_3 */ |
c0f3af97 | 9868 | { |
592a252b L |
9869 | { VEX_W_TABLE (VEX_W_0F51_P_3) }, |
9870 | { VEX_W_TABLE (VEX_W_0F51_P_3) }, | |
c0f3af97 L |
9871 | }, |
9872 | ||
592a252b | 9873 | /* VEX_LEN_0F52_P_1 */ |
c0f3af97 | 9874 | { |
592a252b L |
9875 | { VEX_W_TABLE (VEX_W_0F52_P_1) }, |
9876 | { VEX_W_TABLE (VEX_W_0F52_P_1) }, | |
c0f3af97 L |
9877 | }, |
9878 | ||
592a252b | 9879 | /* VEX_LEN_0F53_P_1 */ |
c0f3af97 | 9880 | { |
592a252b L |
9881 | { VEX_W_TABLE (VEX_W_0F53_P_1) }, |
9882 | { VEX_W_TABLE (VEX_W_0F53_P_1) }, | |
c0f3af97 L |
9883 | }, |
9884 | ||
592a252b | 9885 | /* VEX_LEN_0F58_P_1 */ |
c0f3af97 | 9886 | { |
592a252b L |
9887 | { VEX_W_TABLE (VEX_W_0F58_P_1) }, |
9888 | { VEX_W_TABLE (VEX_W_0F58_P_1) }, | |
c0f3af97 L |
9889 | }, |
9890 | ||
592a252b | 9891 | /* VEX_LEN_0F58_P_3 */ |
c0f3af97 | 9892 | { |
592a252b L |
9893 | { VEX_W_TABLE (VEX_W_0F58_P_3) }, |
9894 | { VEX_W_TABLE (VEX_W_0F58_P_3) }, | |
c0f3af97 L |
9895 | }, |
9896 | ||
592a252b | 9897 | /* VEX_LEN_0F59_P_1 */ |
c0f3af97 | 9898 | { |
592a252b L |
9899 | { VEX_W_TABLE (VEX_W_0F59_P_1) }, |
9900 | { VEX_W_TABLE (VEX_W_0F59_P_1) }, | |
c0f3af97 L |
9901 | }, |
9902 | ||
592a252b | 9903 | /* VEX_LEN_0F59_P_3 */ |
c0f3af97 | 9904 | { |
592a252b L |
9905 | { VEX_W_TABLE (VEX_W_0F59_P_3) }, |
9906 | { VEX_W_TABLE (VEX_W_0F59_P_3) }, | |
c0f3af97 L |
9907 | }, |
9908 | ||
592a252b | 9909 | /* VEX_LEN_0F5A_P_1 */ |
c0f3af97 | 9910 | { |
592a252b L |
9911 | { VEX_W_TABLE (VEX_W_0F5A_P_1) }, |
9912 | { VEX_W_TABLE (VEX_W_0F5A_P_1) }, | |
c0f3af97 L |
9913 | }, |
9914 | ||
592a252b | 9915 | /* VEX_LEN_0F5A_P_3 */ |
c0f3af97 | 9916 | { |
592a252b L |
9917 | { VEX_W_TABLE (VEX_W_0F5A_P_3) }, |
9918 | { VEX_W_TABLE (VEX_W_0F5A_P_3) }, | |
c0f3af97 L |
9919 | }, |
9920 | ||
592a252b | 9921 | /* VEX_LEN_0F5C_P_1 */ |
c0f3af97 | 9922 | { |
592a252b L |
9923 | { VEX_W_TABLE (VEX_W_0F5C_P_1) }, |
9924 | { VEX_W_TABLE (VEX_W_0F5C_P_1) }, | |
c0f3af97 L |
9925 | }, |
9926 | ||
592a252b | 9927 | /* VEX_LEN_0F5C_P_3 */ |
c0f3af97 | 9928 | { |
592a252b L |
9929 | { VEX_W_TABLE (VEX_W_0F5C_P_3) }, |
9930 | { VEX_W_TABLE (VEX_W_0F5C_P_3) }, | |
c0f3af97 L |
9931 | }, |
9932 | ||
592a252b | 9933 | /* VEX_LEN_0F5D_P_1 */ |
c0f3af97 | 9934 | { |
592a252b L |
9935 | { VEX_W_TABLE (VEX_W_0F5D_P_1) }, |
9936 | { VEX_W_TABLE (VEX_W_0F5D_P_1) }, | |
c0f3af97 L |
9937 | }, |
9938 | ||
592a252b | 9939 | /* VEX_LEN_0F5D_P_3 */ |
c0f3af97 | 9940 | { |
592a252b L |
9941 | { VEX_W_TABLE (VEX_W_0F5D_P_3) }, |
9942 | { VEX_W_TABLE (VEX_W_0F5D_P_3) }, | |
c0f3af97 L |
9943 | }, |
9944 | ||
592a252b | 9945 | /* VEX_LEN_0F5E_P_1 */ |
c0f3af97 | 9946 | { |
592a252b L |
9947 | { VEX_W_TABLE (VEX_W_0F5E_P_1) }, |
9948 | { VEX_W_TABLE (VEX_W_0F5E_P_1) }, | |
c0f3af97 L |
9949 | }, |
9950 | ||
592a252b | 9951 | /* VEX_LEN_0F5E_P_3 */ |
c0f3af97 | 9952 | { |
592a252b L |
9953 | { VEX_W_TABLE (VEX_W_0F5E_P_3) }, |
9954 | { VEX_W_TABLE (VEX_W_0F5E_P_3) }, | |
c0f3af97 L |
9955 | }, |
9956 | ||
592a252b | 9957 | /* VEX_LEN_0F5F_P_1 */ |
c0f3af97 | 9958 | { |
592a252b L |
9959 | { VEX_W_TABLE (VEX_W_0F5F_P_1) }, |
9960 | { VEX_W_TABLE (VEX_W_0F5F_P_1) }, | |
c0f3af97 L |
9961 | }, |
9962 | ||
592a252b | 9963 | /* VEX_LEN_0F5F_P_3 */ |
c0f3af97 | 9964 | { |
592a252b L |
9965 | { VEX_W_TABLE (VEX_W_0F5F_P_3) }, |
9966 | { VEX_W_TABLE (VEX_W_0F5F_P_3) }, | |
c0f3af97 L |
9967 | }, |
9968 | ||
592a252b | 9969 | /* VEX_LEN_0F6E_P_2 */ |
c0f3af97 | 9970 | { |
bf890a93 IT |
9971 | { "vmovK", { XMScalar, Edq }, 0 }, |
9972 | { "vmovK", { XMScalar, Edq }, 0 }, | |
c0f3af97 L |
9973 | }, |
9974 | ||
592a252b | 9975 | /* VEX_LEN_0F7E_P_1 */ |
c0f3af97 | 9976 | { |
592a252b L |
9977 | { VEX_W_TABLE (VEX_W_0F7E_P_1) }, |
9978 | { VEX_W_TABLE (VEX_W_0F7E_P_1) }, | |
c0f3af97 L |
9979 | }, |
9980 | ||
592a252b | 9981 | /* VEX_LEN_0F7E_P_2 */ |
c0f3af97 | 9982 | { |
bf890a93 IT |
9983 | { "vmovK", { Edq, XMScalar }, 0 }, |
9984 | { "vmovK", { Edq, XMScalar }, 0 }, | |
c0f3af97 L |
9985 | }, |
9986 | ||
43234a1e L |
9987 | /* VEX_LEN_0F90_P_0 */ |
9988 | { | |
9989 | { VEX_W_TABLE (VEX_W_0F90_P_0_LEN_0) }, | |
9990 | }, | |
9991 | ||
1ba585e8 IT |
9992 | /* VEX_LEN_0F90_P_2 */ |
9993 | { | |
9994 | { VEX_W_TABLE (VEX_W_0F90_P_2_LEN_0) }, | |
9995 | }, | |
9996 | ||
43234a1e L |
9997 | /* VEX_LEN_0F91_P_0 */ |
9998 | { | |
9999 | { VEX_W_TABLE (VEX_W_0F91_P_0_LEN_0) }, | |
10000 | }, | |
10001 | ||
1ba585e8 IT |
10002 | /* VEX_LEN_0F91_P_2 */ |
10003 | { | |
10004 | { VEX_W_TABLE (VEX_W_0F91_P_2_LEN_0) }, | |
10005 | }, | |
10006 | ||
43234a1e L |
10007 | /* VEX_LEN_0F92_P_0 */ |
10008 | { | |
10009 | { VEX_W_TABLE (VEX_W_0F92_P_0_LEN_0) }, | |
10010 | }, | |
10011 | ||
90a915bf IT |
10012 | /* VEX_LEN_0F92_P_2 */ |
10013 | { | |
10014 | { VEX_W_TABLE (VEX_W_0F92_P_2_LEN_0) }, | |
10015 | }, | |
10016 | ||
1ba585e8 IT |
10017 | /* VEX_LEN_0F92_P_3 */ |
10018 | { | |
10019 | { VEX_W_TABLE (VEX_W_0F92_P_3_LEN_0) }, | |
10020 | }, | |
10021 | ||
43234a1e L |
10022 | /* VEX_LEN_0F93_P_0 */ |
10023 | { | |
10024 | { VEX_W_TABLE (VEX_W_0F93_P_0_LEN_0) }, | |
10025 | }, | |
10026 | ||
90a915bf IT |
10027 | /* VEX_LEN_0F93_P_2 */ |
10028 | { | |
10029 | { VEX_W_TABLE (VEX_W_0F93_P_2_LEN_0) }, | |
10030 | }, | |
10031 | ||
1ba585e8 IT |
10032 | /* VEX_LEN_0F93_P_3 */ |
10033 | { | |
10034 | { VEX_W_TABLE (VEX_W_0F93_P_3_LEN_0) }, | |
10035 | }, | |
10036 | ||
43234a1e L |
10037 | /* VEX_LEN_0F98_P_0 */ |
10038 | { | |
10039 | { VEX_W_TABLE (VEX_W_0F98_P_0_LEN_0) }, | |
10040 | }, | |
10041 | ||
1ba585e8 IT |
10042 | /* VEX_LEN_0F98_P_2 */ |
10043 | { | |
10044 | { VEX_W_TABLE (VEX_W_0F98_P_2_LEN_0) }, | |
10045 | }, | |
10046 | ||
10047 | /* VEX_LEN_0F99_P_0 */ | |
10048 | { | |
10049 | { VEX_W_TABLE (VEX_W_0F99_P_0_LEN_0) }, | |
10050 | }, | |
10051 | ||
10052 | /* VEX_LEN_0F99_P_2 */ | |
10053 | { | |
10054 | { VEX_W_TABLE (VEX_W_0F99_P_2_LEN_0) }, | |
10055 | }, | |
10056 | ||
6c30d220 | 10057 | /* VEX_LEN_0FAE_R_2_M_0 */ |
c0f3af97 | 10058 | { |
6c30d220 | 10059 | { VEX_W_TABLE (VEX_W_0FAE_R_2_M_0) }, |
c0f3af97 L |
10060 | }, |
10061 | ||
6c30d220 | 10062 | /* VEX_LEN_0FAE_R_3_M_0 */ |
c0f3af97 | 10063 | { |
6c30d220 | 10064 | { VEX_W_TABLE (VEX_W_0FAE_R_3_M_0) }, |
c0f3af97 L |
10065 | }, |
10066 | ||
6c30d220 | 10067 | /* VEX_LEN_0FC2_P_1 */ |
c0f3af97 | 10068 | { |
6c30d220 L |
10069 | { VEX_W_TABLE (VEX_W_0FC2_P_1) }, |
10070 | { VEX_W_TABLE (VEX_W_0FC2_P_1) }, | |
c0f3af97 L |
10071 | }, |
10072 | ||
6c30d220 | 10073 | /* VEX_LEN_0FC2_P_3 */ |
c0f3af97 | 10074 | { |
6c30d220 L |
10075 | { VEX_W_TABLE (VEX_W_0FC2_P_3) }, |
10076 | { VEX_W_TABLE (VEX_W_0FC2_P_3) }, | |
c0f3af97 L |
10077 | }, |
10078 | ||
6c30d220 | 10079 | /* VEX_LEN_0FC4_P_2 */ |
c0f3af97 | 10080 | { |
6c30d220 | 10081 | { VEX_W_TABLE (VEX_W_0FC4_P_2) }, |
c0f3af97 L |
10082 | }, |
10083 | ||
6c30d220 | 10084 | /* VEX_LEN_0FC5_P_2 */ |
c0f3af97 | 10085 | { |
6c30d220 | 10086 | { VEX_W_TABLE (VEX_W_0FC5_P_2) }, |
c0f3af97 L |
10087 | }, |
10088 | ||
6c30d220 | 10089 | /* VEX_LEN_0FD6_P_2 */ |
c0f3af97 | 10090 | { |
6c30d220 L |
10091 | { VEX_W_TABLE (VEX_W_0FD6_P_2) }, |
10092 | { VEX_W_TABLE (VEX_W_0FD6_P_2) }, | |
c0f3af97 L |
10093 | }, |
10094 | ||
6c30d220 | 10095 | /* VEX_LEN_0FF7_P_2 */ |
c0f3af97 | 10096 | { |
6c30d220 | 10097 | { VEX_W_TABLE (VEX_W_0FF7_P_2) }, |
c0f3af97 L |
10098 | }, |
10099 | ||
6c30d220 | 10100 | /* VEX_LEN_0F3816_P_2 */ |
c0f3af97 | 10101 | { |
6c30d220 L |
10102 | { Bad_Opcode }, |
10103 | { VEX_W_TABLE (VEX_W_0F3816_P_2) }, | |
c0f3af97 L |
10104 | }, |
10105 | ||
6c30d220 | 10106 | /* VEX_LEN_0F3819_P_2 */ |
c0f3af97 | 10107 | { |
6c30d220 L |
10108 | { Bad_Opcode }, |
10109 | { VEX_W_TABLE (VEX_W_0F3819_P_2) }, | |
c0f3af97 L |
10110 | }, |
10111 | ||
6c30d220 | 10112 | /* VEX_LEN_0F381A_P_2_M_0 */ |
c0f3af97 | 10113 | { |
6c30d220 L |
10114 | { Bad_Opcode }, |
10115 | { VEX_W_TABLE (VEX_W_0F381A_P_2_M_0) }, | |
c0f3af97 L |
10116 | }, |
10117 | ||
6c30d220 | 10118 | /* VEX_LEN_0F3836_P_2 */ |
c0f3af97 | 10119 | { |
6c30d220 L |
10120 | { Bad_Opcode }, |
10121 | { VEX_W_TABLE (VEX_W_0F3836_P_2) }, | |
c0f3af97 L |
10122 | }, |
10123 | ||
592a252b | 10124 | /* VEX_LEN_0F3841_P_2 */ |
c0f3af97 | 10125 | { |
592a252b | 10126 | { VEX_W_TABLE (VEX_W_0F3841_P_2) }, |
c0f3af97 L |
10127 | }, |
10128 | ||
6c30d220 L |
10129 | /* VEX_LEN_0F385A_P_2_M_0 */ |
10130 | { | |
10131 | { Bad_Opcode }, | |
10132 | { VEX_W_TABLE (VEX_W_0F385A_P_2_M_0) }, | |
10133 | }, | |
10134 | ||
592a252b | 10135 | /* VEX_LEN_0F38DB_P_2 */ |
a5ff0eb2 | 10136 | { |
592a252b | 10137 | { VEX_W_TABLE (VEX_W_0F38DB_P_2) }, |
a5ff0eb2 L |
10138 | }, |
10139 | ||
592a252b | 10140 | /* VEX_LEN_0F38DC_P_2 */ |
a5ff0eb2 | 10141 | { |
592a252b | 10142 | { VEX_W_TABLE (VEX_W_0F38DC_P_2) }, |
a5ff0eb2 L |
10143 | }, |
10144 | ||
592a252b | 10145 | /* VEX_LEN_0F38DD_P_2 */ |
a5ff0eb2 | 10146 | { |
592a252b | 10147 | { VEX_W_TABLE (VEX_W_0F38DD_P_2) }, |
a5ff0eb2 L |
10148 | }, |
10149 | ||
592a252b | 10150 | /* VEX_LEN_0F38DE_P_2 */ |
a5ff0eb2 | 10151 | { |
592a252b | 10152 | { VEX_W_TABLE (VEX_W_0F38DE_P_2) }, |
a5ff0eb2 L |
10153 | }, |
10154 | ||
592a252b | 10155 | /* VEX_LEN_0F38DF_P_2 */ |
a5ff0eb2 | 10156 | { |
592a252b | 10157 | { VEX_W_TABLE (VEX_W_0F38DF_P_2) }, |
a5ff0eb2 L |
10158 | }, |
10159 | ||
f12dc422 L |
10160 | /* VEX_LEN_0F38F2_P_0 */ |
10161 | { | |
bf890a93 | 10162 | { "andnS", { Gdq, VexGdq, Edq }, 0 }, |
f12dc422 L |
10163 | }, |
10164 | ||
10165 | /* VEX_LEN_0F38F3_R_1_P_0 */ | |
10166 | { | |
bf890a93 | 10167 | { "blsrS", { VexGdq, Edq }, 0 }, |
f12dc422 L |
10168 | }, |
10169 | ||
10170 | /* VEX_LEN_0F38F3_R_2_P_0 */ | |
10171 | { | |
bf890a93 | 10172 | { "blsmskS", { VexGdq, Edq }, 0 }, |
f12dc422 L |
10173 | }, |
10174 | ||
10175 | /* VEX_LEN_0F38F3_R_3_P_0 */ | |
10176 | { | |
bf890a93 | 10177 | { "blsiS", { VexGdq, Edq }, 0 }, |
f12dc422 L |
10178 | }, |
10179 | ||
6c30d220 L |
10180 | /* VEX_LEN_0F38F5_P_0 */ |
10181 | { | |
bf890a93 | 10182 | { "bzhiS", { Gdq, Edq, VexGdq }, 0 }, |
6c30d220 L |
10183 | }, |
10184 | ||
10185 | /* VEX_LEN_0F38F5_P_1 */ | |
10186 | { | |
bf890a93 | 10187 | { "pextS", { Gdq, VexGdq, Edq }, 0 }, |
6c30d220 L |
10188 | }, |
10189 | ||
10190 | /* VEX_LEN_0F38F5_P_3 */ | |
10191 | { | |
bf890a93 | 10192 | { "pdepS", { Gdq, VexGdq, Edq }, 0 }, |
6c30d220 L |
10193 | }, |
10194 | ||
10195 | /* VEX_LEN_0F38F6_P_3 */ | |
10196 | { | |
bf890a93 | 10197 | { "mulxS", { Gdq, VexGdq, Edq }, 0 }, |
6c30d220 L |
10198 | }, |
10199 | ||
f12dc422 L |
10200 | /* VEX_LEN_0F38F7_P_0 */ |
10201 | { | |
bf890a93 | 10202 | { "bextrS", { Gdq, Edq, VexGdq }, 0 }, |
f12dc422 L |
10203 | }, |
10204 | ||
6c30d220 L |
10205 | /* VEX_LEN_0F38F7_P_1 */ |
10206 | { | |
bf890a93 | 10207 | { "sarxS", { Gdq, Edq, VexGdq }, 0 }, |
6c30d220 L |
10208 | }, |
10209 | ||
10210 | /* VEX_LEN_0F38F7_P_2 */ | |
10211 | { | |
bf890a93 | 10212 | { "shlxS", { Gdq, Edq, VexGdq }, 0 }, |
6c30d220 L |
10213 | }, |
10214 | ||
10215 | /* VEX_LEN_0F38F7_P_3 */ | |
10216 | { | |
bf890a93 | 10217 | { "shrxS", { Gdq, Edq, VexGdq }, 0 }, |
6c30d220 L |
10218 | }, |
10219 | ||
10220 | /* VEX_LEN_0F3A00_P_2 */ | |
10221 | { | |
10222 | { Bad_Opcode }, | |
10223 | { VEX_W_TABLE (VEX_W_0F3A00_P_2) }, | |
10224 | }, | |
10225 | ||
10226 | /* VEX_LEN_0F3A01_P_2 */ | |
10227 | { | |
10228 | { Bad_Opcode }, | |
10229 | { VEX_W_TABLE (VEX_W_0F3A01_P_2) }, | |
10230 | }, | |
10231 | ||
592a252b | 10232 | /* VEX_LEN_0F3A06_P_2 */ |
c0f3af97 | 10233 | { |
592d1631 | 10234 | { Bad_Opcode }, |
592a252b | 10235 | { VEX_W_TABLE (VEX_W_0F3A06_P_2) }, |
c0f3af97 L |
10236 | }, |
10237 | ||
592a252b | 10238 | /* VEX_LEN_0F3A0A_P_2 */ |
c0f3af97 | 10239 | { |
592a252b L |
10240 | { VEX_W_TABLE (VEX_W_0F3A0A_P_2) }, |
10241 | { VEX_W_TABLE (VEX_W_0F3A0A_P_2) }, | |
c0f3af97 L |
10242 | }, |
10243 | ||
592a252b | 10244 | /* VEX_LEN_0F3A0B_P_2 */ |
c0f3af97 | 10245 | { |
592a252b L |
10246 | { VEX_W_TABLE (VEX_W_0F3A0B_P_2) }, |
10247 | { VEX_W_TABLE (VEX_W_0F3A0B_P_2) }, | |
c0f3af97 L |
10248 | }, |
10249 | ||
592a252b | 10250 | /* VEX_LEN_0F3A14_P_2 */ |
c0f3af97 | 10251 | { |
592a252b | 10252 | { VEX_W_TABLE (VEX_W_0F3A14_P_2) }, |
c0f3af97 L |
10253 | }, |
10254 | ||
592a252b | 10255 | /* VEX_LEN_0F3A15_P_2 */ |
c0f3af97 | 10256 | { |
592a252b | 10257 | { VEX_W_TABLE (VEX_W_0F3A15_P_2) }, |
c0f3af97 L |
10258 | }, |
10259 | ||
592a252b | 10260 | /* VEX_LEN_0F3A16_P_2 */ |
c0f3af97 | 10261 | { |
bf890a93 | 10262 | { "vpextrK", { Edq, XM, Ib }, 0 }, |
c0f3af97 L |
10263 | }, |
10264 | ||
592a252b | 10265 | /* VEX_LEN_0F3A17_P_2 */ |
c0f3af97 | 10266 | { |
bf890a93 | 10267 | { "vextractps", { Edqd, XM, Ib }, 0 }, |
c0f3af97 L |
10268 | }, |
10269 | ||
592a252b | 10270 | /* VEX_LEN_0F3A18_P_2 */ |
c0f3af97 | 10271 | { |
592d1631 | 10272 | { Bad_Opcode }, |
592a252b | 10273 | { VEX_W_TABLE (VEX_W_0F3A18_P_2) }, |
c0f3af97 L |
10274 | }, |
10275 | ||
592a252b | 10276 | /* VEX_LEN_0F3A19_P_2 */ |
c0f3af97 | 10277 | { |
592d1631 | 10278 | { Bad_Opcode }, |
592a252b | 10279 | { VEX_W_TABLE (VEX_W_0F3A19_P_2) }, |
c0f3af97 L |
10280 | }, |
10281 | ||
592a252b | 10282 | /* VEX_LEN_0F3A20_P_2 */ |
c0f3af97 | 10283 | { |
592a252b | 10284 | { VEX_W_TABLE (VEX_W_0F3A20_P_2) }, |
c0f3af97 L |
10285 | }, |
10286 | ||
592a252b | 10287 | /* VEX_LEN_0F3A21_P_2 */ |
c0f3af97 | 10288 | { |
592a252b | 10289 | { VEX_W_TABLE (VEX_W_0F3A21_P_2) }, |
c0f3af97 L |
10290 | }, |
10291 | ||
592a252b | 10292 | /* VEX_LEN_0F3A22_P_2 */ |
c0f3af97 | 10293 | { |
bf890a93 | 10294 | { "vpinsrK", { XM, Vex128, Edq, Ib }, 0 }, |
c0f3af97 L |
10295 | }, |
10296 | ||
43234a1e L |
10297 | /* VEX_LEN_0F3A30_P_2 */ |
10298 | { | |
10299 | { VEX_W_TABLE (VEX_W_0F3A30_P_2_LEN_0) }, | |
10300 | }, | |
10301 | ||
1ba585e8 IT |
10302 | /* VEX_LEN_0F3A31_P_2 */ |
10303 | { | |
10304 | { VEX_W_TABLE (VEX_W_0F3A31_P_2_LEN_0) }, | |
10305 | }, | |
10306 | ||
43234a1e L |
10307 | /* VEX_LEN_0F3A32_P_2 */ |
10308 | { | |
10309 | { VEX_W_TABLE (VEX_W_0F3A32_P_2_LEN_0) }, | |
10310 | }, | |
10311 | ||
1ba585e8 IT |
10312 | /* VEX_LEN_0F3A33_P_2 */ |
10313 | { | |
10314 | { VEX_W_TABLE (VEX_W_0F3A33_P_2_LEN_0) }, | |
10315 | }, | |
10316 | ||
6c30d220 | 10317 | /* VEX_LEN_0F3A38_P_2 */ |
c0f3af97 | 10318 | { |
6c30d220 L |
10319 | { Bad_Opcode }, |
10320 | { VEX_W_TABLE (VEX_W_0F3A38_P_2) }, | |
c0f3af97 L |
10321 | }, |
10322 | ||
6c30d220 | 10323 | /* VEX_LEN_0F3A39_P_2 */ |
c0f3af97 | 10324 | { |
6c30d220 L |
10325 | { Bad_Opcode }, |
10326 | { VEX_W_TABLE (VEX_W_0F3A39_P_2) }, | |
10327 | }, | |
10328 | ||
10329 | /* VEX_LEN_0F3A41_P_2 */ | |
10330 | { | |
10331 | { VEX_W_TABLE (VEX_W_0F3A41_P_2) }, | |
c0f3af97 L |
10332 | }, |
10333 | ||
592a252b | 10334 | /* VEX_LEN_0F3A44_P_2 */ |
ce2f5b3c | 10335 | { |
592a252b | 10336 | { VEX_W_TABLE (VEX_W_0F3A44_P_2) }, |
ce2f5b3c L |
10337 | }, |
10338 | ||
6c30d220 | 10339 | /* VEX_LEN_0F3A46_P_2 */ |
c0f3af97 | 10340 | { |
6c30d220 L |
10341 | { Bad_Opcode }, |
10342 | { VEX_W_TABLE (VEX_W_0F3A46_P_2) }, | |
c0f3af97 L |
10343 | }, |
10344 | ||
592a252b | 10345 | /* VEX_LEN_0F3A60_P_2 */ |
c0f3af97 | 10346 | { |
592a252b | 10347 | { VEX_W_TABLE (VEX_W_0F3A60_P_2) }, |
c0f3af97 L |
10348 | }, |
10349 | ||
592a252b | 10350 | /* VEX_LEN_0F3A61_P_2 */ |
c0f3af97 | 10351 | { |
592a252b | 10352 | { VEX_W_TABLE (VEX_W_0F3A61_P_2) }, |
c0f3af97 L |
10353 | }, |
10354 | ||
592a252b | 10355 | /* VEX_LEN_0F3A62_P_2 */ |
c0f3af97 | 10356 | { |
592a252b | 10357 | { VEX_W_TABLE (VEX_W_0F3A62_P_2) }, |
c0f3af97 L |
10358 | }, |
10359 | ||
592a252b | 10360 | /* VEX_LEN_0F3A63_P_2 */ |
c0f3af97 | 10361 | { |
592a252b | 10362 | { VEX_W_TABLE (VEX_W_0F3A63_P_2) }, |
c0f3af97 L |
10363 | }, |
10364 | ||
592a252b | 10365 | /* VEX_LEN_0F3A6A_P_2 */ |
922d8de8 | 10366 | { |
bf890a93 | 10367 | { "vfmaddss", { XMVexW, Vex128, EXdVexW, EXdVexW, VexI4 }, 0 }, |
922d8de8 DR |
10368 | }, |
10369 | ||
592a252b | 10370 | /* VEX_LEN_0F3A6B_P_2 */ |
922d8de8 | 10371 | { |
bf890a93 | 10372 | { "vfmaddsd", { XMVexW, Vex128, EXqVexW, EXqVexW, VexI4 }, 0 }, |
922d8de8 DR |
10373 | }, |
10374 | ||
592a252b | 10375 | /* VEX_LEN_0F3A6E_P_2 */ |
922d8de8 | 10376 | { |
bf890a93 | 10377 | { "vfmsubss", { XMVexW, Vex128, EXdVexW, EXdVexW, VexI4 }, 0 }, |
922d8de8 DR |
10378 | }, |
10379 | ||
592a252b | 10380 | /* VEX_LEN_0F3A6F_P_2 */ |
922d8de8 | 10381 | { |
bf890a93 | 10382 | { "vfmsubsd", { XMVexW, Vex128, EXqVexW, EXqVexW, VexI4 }, 0 }, |
922d8de8 DR |
10383 | }, |
10384 | ||
592a252b | 10385 | /* VEX_LEN_0F3A7A_P_2 */ |
922d8de8 | 10386 | { |
bf890a93 | 10387 | { "vfnmaddss", { XMVexW, Vex128, EXdVexW, EXdVexW, VexI4 }, 0 }, |
922d8de8 DR |
10388 | }, |
10389 | ||
592a252b | 10390 | /* VEX_LEN_0F3A7B_P_2 */ |
922d8de8 | 10391 | { |
bf890a93 | 10392 | { "vfnmaddsd", { XMVexW, Vex128, EXqVexW, EXqVexW, VexI4 }, 0 }, |
922d8de8 DR |
10393 | }, |
10394 | ||
592a252b | 10395 | /* VEX_LEN_0F3A7E_P_2 */ |
922d8de8 | 10396 | { |
bf890a93 | 10397 | { "vfnmsubss", { XMVexW, Vex128, EXdVexW, EXdVexW, VexI4 }, 0 }, |
922d8de8 DR |
10398 | }, |
10399 | ||
592a252b | 10400 | /* VEX_LEN_0F3A7F_P_2 */ |
922d8de8 | 10401 | { |
bf890a93 | 10402 | { "vfnmsubsd", { XMVexW, Vex128, EXqVexW, EXqVexW, VexI4 }, 0 }, |
922d8de8 DR |
10403 | }, |
10404 | ||
592a252b | 10405 | /* VEX_LEN_0F3ADF_P_2 */ |
a5ff0eb2 | 10406 | { |
592a252b | 10407 | { VEX_W_TABLE (VEX_W_0F3ADF_P_2) }, |
a5ff0eb2 | 10408 | }, |
4c807e72 | 10409 | |
6c30d220 L |
10410 | /* VEX_LEN_0F3AF0_P_3 */ |
10411 | { | |
bf890a93 | 10412 | { "rorxS", { Gdq, Edq, Ib }, 0 }, |
6c30d220 L |
10413 | }, |
10414 | ||
ff688e1f L |
10415 | /* VEX_LEN_0FXOP_08_CC */ |
10416 | { | |
bf890a93 | 10417 | { "vpcomb", { XM, Vex128, EXx, Ib }, 0 }, |
ff688e1f L |
10418 | }, |
10419 | ||
10420 | /* VEX_LEN_0FXOP_08_CD */ | |
10421 | { | |
bf890a93 | 10422 | { "vpcomw", { XM, Vex128, EXx, Ib }, 0 }, |
ff688e1f L |
10423 | }, |
10424 | ||
10425 | /* VEX_LEN_0FXOP_08_CE */ | |
10426 | { | |
bf890a93 | 10427 | { "vpcomd", { XM, Vex128, EXx, Ib }, 0 }, |
ff688e1f L |
10428 | }, |
10429 | ||
10430 | /* VEX_LEN_0FXOP_08_CF */ | |
10431 | { | |
bf890a93 | 10432 | { "vpcomq", { XM, Vex128, EXx, Ib }, 0 }, |
ff688e1f L |
10433 | }, |
10434 | ||
10435 | /* VEX_LEN_0FXOP_08_EC */ | |
10436 | { | |
bf890a93 | 10437 | { "vpcomub", { XM, Vex128, EXx, Ib }, 0 }, |
ff688e1f L |
10438 | }, |
10439 | ||
10440 | /* VEX_LEN_0FXOP_08_ED */ | |
10441 | { | |
bf890a93 | 10442 | { "vpcomuw", { XM, Vex128, EXx, Ib }, 0 }, |
ff688e1f L |
10443 | }, |
10444 | ||
10445 | /* VEX_LEN_0FXOP_08_EE */ | |
10446 | { | |
bf890a93 | 10447 | { "vpcomud", { XM, Vex128, EXx, Ib }, 0 }, |
ff688e1f L |
10448 | }, |
10449 | ||
10450 | /* VEX_LEN_0FXOP_08_EF */ | |
10451 | { | |
bf890a93 | 10452 | { "vpcomuq", { XM, Vex128, EXx, Ib }, 0 }, |
ff688e1f L |
10453 | }, |
10454 | ||
592a252b | 10455 | /* VEX_LEN_0FXOP_09_80 */ |
5dd85c99 | 10456 | { |
bf890a93 IT |
10457 | { "vfrczps", { XM, EXxmm }, 0 }, |
10458 | { "vfrczps", { XM, EXymmq }, 0 }, | |
5dd85c99 | 10459 | }, |
4c807e72 | 10460 | |
592a252b | 10461 | /* VEX_LEN_0FXOP_09_81 */ |
5dd85c99 | 10462 | { |
bf890a93 IT |
10463 | { "vfrczpd", { XM, EXxmm }, 0 }, |
10464 | { "vfrczpd", { XM, EXymmq }, 0 }, | |
5dd85c99 | 10465 | }, |
331d2d0d L |
10466 | }; |
10467 | ||
9e30b8e0 | 10468 | static const struct dis386 vex_w_table[][2] = { |
b844680a | 10469 | { |
592a252b | 10470 | /* VEX_W_0F10_P_0 */ |
bf890a93 | 10471 | { "vmovups", { XM, EXx }, 0 }, |
d8faab4e L |
10472 | }, |
10473 | { | |
592a252b | 10474 | /* VEX_W_0F10_P_1 */ |
bf890a93 | 10475 | { "vmovss", { XMVexScalar, VexScalar, EXdScalar }, 0 }, |
d8faab4e L |
10476 | }, |
10477 | { | |
592a252b | 10478 | /* VEX_W_0F10_P_2 */ |
bf890a93 | 10479 | { "vmovupd", { XM, EXx }, 0 }, |
d8faab4e L |
10480 | }, |
10481 | { | |
592a252b | 10482 | /* VEX_W_0F10_P_3 */ |
bf890a93 | 10483 | { "vmovsd", { XMVexScalar, VexScalar, EXqScalar }, 0 }, |
d8faab4e L |
10484 | }, |
10485 | { | |
592a252b | 10486 | /* VEX_W_0F11_P_0 */ |
bf890a93 | 10487 | { "vmovups", { EXxS, XM }, 0 }, |
d8faab4e L |
10488 | }, |
10489 | { | |
592a252b | 10490 | /* VEX_W_0F11_P_1 */ |
bf890a93 | 10491 | { "vmovss", { EXdVexScalarS, VexScalar, XMScalar }, 0 }, |
b844680a L |
10492 | }, |
10493 | { | |
592a252b | 10494 | /* VEX_W_0F11_P_2 */ |
bf890a93 | 10495 | { "vmovupd", { EXxS, XM }, 0 }, |
b844680a L |
10496 | }, |
10497 | { | |
592a252b | 10498 | /* VEX_W_0F11_P_3 */ |
bf890a93 | 10499 | { "vmovsd", { EXqVexScalarS, VexScalar, XMScalar }, 0 }, |
d8faab4e L |
10500 | }, |
10501 | { | |
592a252b | 10502 | /* VEX_W_0F12_P_0_M_0 */ |
bf890a93 | 10503 | { "vmovlps", { XM, Vex128, EXq }, 0 }, |
b844680a L |
10504 | }, |
10505 | { | |
592a252b | 10506 | /* VEX_W_0F12_P_0_M_1 */ |
bf890a93 | 10507 | { "vmovhlps", { XM, Vex128, EXq }, 0 }, |
b844680a L |
10508 | }, |
10509 | { | |
592a252b | 10510 | /* VEX_W_0F12_P_1 */ |
bf890a93 | 10511 | { "vmovsldup", { XM, EXx }, 0 }, |
b844680a L |
10512 | }, |
10513 | { | |
592a252b | 10514 | /* VEX_W_0F12_P_2 */ |
bf890a93 | 10515 | { "vmovlpd", { XM, Vex128, EXq }, 0 }, |
b844680a L |
10516 | }, |
10517 | { | |
592a252b | 10518 | /* VEX_W_0F12_P_3 */ |
bf890a93 | 10519 | { "vmovddup", { XM, EXymmq }, 0 }, |
b844680a L |
10520 | }, |
10521 | { | |
592a252b | 10522 | /* VEX_W_0F13_M_0 */ |
bf890a93 | 10523 | { "vmovlpX", { EXq, XM }, 0 }, |
b844680a L |
10524 | }, |
10525 | { | |
592a252b | 10526 | /* VEX_W_0F14 */ |
bf890a93 | 10527 | { "vunpcklpX", { XM, Vex, EXx }, 0 }, |
b844680a L |
10528 | }, |
10529 | { | |
592a252b | 10530 | /* VEX_W_0F15 */ |
bf890a93 | 10531 | { "vunpckhpX", { XM, Vex, EXx }, 0 }, |
b844680a L |
10532 | }, |
10533 | { | |
592a252b | 10534 | /* VEX_W_0F16_P_0_M_0 */ |
bf890a93 | 10535 | { "vmovhps", { XM, Vex128, EXq }, 0 }, |
9e30b8e0 L |
10536 | }, |
10537 | { | |
592a252b | 10538 | /* VEX_W_0F16_P_0_M_1 */ |
bf890a93 | 10539 | { "vmovlhps", { XM, Vex128, EXq }, 0 }, |
9e30b8e0 L |
10540 | }, |
10541 | { | |
592a252b | 10542 | /* VEX_W_0F16_P_1 */ |
bf890a93 | 10543 | { "vmovshdup", { XM, EXx }, 0 }, |
9e30b8e0 L |
10544 | }, |
10545 | { | |
592a252b | 10546 | /* VEX_W_0F16_P_2 */ |
bf890a93 | 10547 | { "vmovhpd", { XM, Vex128, EXq }, 0 }, |
9e30b8e0 L |
10548 | }, |
10549 | { | |
592a252b | 10550 | /* VEX_W_0F17_M_0 */ |
bf890a93 | 10551 | { "vmovhpX", { EXq, XM }, 0 }, |
9e30b8e0 L |
10552 | }, |
10553 | { | |
592a252b | 10554 | /* VEX_W_0F28 */ |
bf890a93 | 10555 | { "vmovapX", { XM, EXx }, 0 }, |
9e30b8e0 L |
10556 | }, |
10557 | { | |
592a252b | 10558 | /* VEX_W_0F29 */ |
bf890a93 | 10559 | { "vmovapX", { EXxS, XM }, 0 }, |
9e30b8e0 L |
10560 | }, |
10561 | { | |
592a252b | 10562 | /* VEX_W_0F2B_M_0 */ |
bf890a93 | 10563 | { "vmovntpX", { Mx, XM }, 0 }, |
9e30b8e0 L |
10564 | }, |
10565 | { | |
592a252b | 10566 | /* VEX_W_0F2E_P_0 */ |
bf890a93 | 10567 | { "vucomiss", { XMScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10568 | }, |
10569 | { | |
592a252b | 10570 | /* VEX_W_0F2E_P_2 */ |
bf890a93 | 10571 | { "vucomisd", { XMScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10572 | }, |
10573 | { | |
592a252b | 10574 | /* VEX_W_0F2F_P_0 */ |
bf890a93 | 10575 | { "vcomiss", { XMScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10576 | }, |
10577 | { | |
592a252b | 10578 | /* VEX_W_0F2F_P_2 */ |
bf890a93 | 10579 | { "vcomisd", { XMScalar, EXqScalar }, 0 }, |
9e30b8e0 | 10580 | }, |
43234a1e L |
10581 | { |
10582 | /* VEX_W_0F41_P_0_LEN_1 */ | |
ab4e4ed5 AF |
10583 | { MOD_TABLE (MOD_VEX_W_0_0F41_P_0_LEN_1) }, |
10584 | { MOD_TABLE (MOD_VEX_W_1_0F41_P_0_LEN_1) }, | |
1ba585e8 IT |
10585 | }, |
10586 | { | |
10587 | /* VEX_W_0F41_P_2_LEN_1 */ | |
ab4e4ed5 AF |
10588 | { MOD_TABLE (MOD_VEX_W_0_0F41_P_2_LEN_1) }, |
10589 | { MOD_TABLE (MOD_VEX_W_1_0F41_P_2_LEN_1) } | |
43234a1e L |
10590 | }, |
10591 | { | |
10592 | /* VEX_W_0F42_P_0_LEN_1 */ | |
ab4e4ed5 AF |
10593 | { MOD_TABLE (MOD_VEX_W_0_0F42_P_0_LEN_1) }, |
10594 | { MOD_TABLE (MOD_VEX_W_1_0F42_P_0_LEN_1) }, | |
1ba585e8 IT |
10595 | }, |
10596 | { | |
10597 | /* VEX_W_0F42_P_2_LEN_1 */ | |
ab4e4ed5 AF |
10598 | { MOD_TABLE (MOD_VEX_W_0_0F42_P_2_LEN_1) }, |
10599 | { MOD_TABLE (MOD_VEX_W_1_0F42_P_2_LEN_1) }, | |
43234a1e L |
10600 | }, |
10601 | { | |
10602 | /* VEX_W_0F44_P_0_LEN_0 */ | |
ab4e4ed5 AF |
10603 | { MOD_TABLE (MOD_VEX_W_0_0F44_P_0_LEN_1) }, |
10604 | { MOD_TABLE (MOD_VEX_W_1_0F44_P_0_LEN_1) }, | |
1ba585e8 IT |
10605 | }, |
10606 | { | |
10607 | /* VEX_W_0F44_P_2_LEN_0 */ | |
ab4e4ed5 AF |
10608 | { MOD_TABLE (MOD_VEX_W_0_0F44_P_2_LEN_1) }, |
10609 | { MOD_TABLE (MOD_VEX_W_1_0F44_P_2_LEN_1) }, | |
43234a1e L |
10610 | }, |
10611 | { | |
10612 | /* VEX_W_0F45_P_0_LEN_1 */ | |
ab4e4ed5 AF |
10613 | { MOD_TABLE (MOD_VEX_W_0_0F45_P_0_LEN_1) }, |
10614 | { MOD_TABLE (MOD_VEX_W_1_0F45_P_0_LEN_1) }, | |
1ba585e8 IT |
10615 | }, |
10616 | { | |
10617 | /* VEX_W_0F45_P_2_LEN_1 */ | |
ab4e4ed5 AF |
10618 | { MOD_TABLE (MOD_VEX_W_0_0F45_P_2_LEN_1) }, |
10619 | { MOD_TABLE (MOD_VEX_W_1_0F45_P_2_LEN_1) }, | |
43234a1e L |
10620 | }, |
10621 | { | |
10622 | /* VEX_W_0F46_P_0_LEN_1 */ | |
ab4e4ed5 AF |
10623 | { MOD_TABLE (MOD_VEX_W_0_0F46_P_0_LEN_1) }, |
10624 | { MOD_TABLE (MOD_VEX_W_1_0F46_P_0_LEN_1) }, | |
1ba585e8 IT |
10625 | }, |
10626 | { | |
10627 | /* VEX_W_0F46_P_2_LEN_1 */ | |
ab4e4ed5 AF |
10628 | { MOD_TABLE (MOD_VEX_W_0_0F46_P_2_LEN_1) }, |
10629 | { MOD_TABLE (MOD_VEX_W_1_0F46_P_2_LEN_1) }, | |
43234a1e L |
10630 | }, |
10631 | { | |
10632 | /* VEX_W_0F47_P_0_LEN_1 */ | |
ab4e4ed5 AF |
10633 | { MOD_TABLE (MOD_VEX_W_0_0F47_P_0_LEN_1) }, |
10634 | { MOD_TABLE (MOD_VEX_W_1_0F47_P_0_LEN_1) }, | |
1ba585e8 IT |
10635 | }, |
10636 | { | |
10637 | /* VEX_W_0F47_P_2_LEN_1 */ | |
ab4e4ed5 AF |
10638 | { MOD_TABLE (MOD_VEX_W_0_0F47_P_2_LEN_1) }, |
10639 | { MOD_TABLE (MOD_VEX_W_1_0F47_P_2_LEN_1) }, | |
1ba585e8 IT |
10640 | }, |
10641 | { | |
10642 | /* VEX_W_0F4A_P_0_LEN_1 */ | |
ab4e4ed5 AF |
10643 | { MOD_TABLE (MOD_VEX_W_0_0F4A_P_0_LEN_1) }, |
10644 | { MOD_TABLE (MOD_VEX_W_1_0F4A_P_0_LEN_1) }, | |
1ba585e8 IT |
10645 | }, |
10646 | { | |
10647 | /* VEX_W_0F4A_P_2_LEN_1 */ | |
ab4e4ed5 AF |
10648 | { MOD_TABLE (MOD_VEX_W_0_0F4A_P_2_LEN_1) }, |
10649 | { MOD_TABLE (MOD_VEX_W_1_0F4A_P_2_LEN_1) }, | |
1ba585e8 IT |
10650 | }, |
10651 | { | |
10652 | /* VEX_W_0F4B_P_0_LEN_1 */ | |
ab4e4ed5 AF |
10653 | { MOD_TABLE (MOD_VEX_W_0_0F4B_P_0_LEN_1) }, |
10654 | { MOD_TABLE (MOD_VEX_W_1_0F4B_P_0_LEN_1) }, | |
43234a1e L |
10655 | }, |
10656 | { | |
10657 | /* VEX_W_0F4B_P_2_LEN_1 */ | |
ab4e4ed5 | 10658 | { MOD_TABLE (MOD_VEX_W_0_0F4B_P_2_LEN_1) }, |
43234a1e | 10659 | }, |
9e30b8e0 | 10660 | { |
592a252b | 10661 | /* VEX_W_0F50_M_0 */ |
bf890a93 | 10662 | { "vmovmskpX", { Gdq, XS }, 0 }, |
9e30b8e0 L |
10663 | }, |
10664 | { | |
592a252b | 10665 | /* VEX_W_0F51_P_0 */ |
bf890a93 | 10666 | { "vsqrtps", { XM, EXx }, 0 }, |
9e30b8e0 L |
10667 | }, |
10668 | { | |
592a252b | 10669 | /* VEX_W_0F51_P_1 */ |
bf890a93 | 10670 | { "vsqrtss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10671 | }, |
10672 | { | |
592a252b | 10673 | /* VEX_W_0F51_P_2 */ |
bf890a93 | 10674 | { "vsqrtpd", { XM, EXx }, 0 }, |
9e30b8e0 L |
10675 | }, |
10676 | { | |
592a252b | 10677 | /* VEX_W_0F51_P_3 */ |
bf890a93 | 10678 | { "vsqrtsd", { XMScalar, VexScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10679 | }, |
10680 | { | |
592a252b | 10681 | /* VEX_W_0F52_P_0 */ |
bf890a93 | 10682 | { "vrsqrtps", { XM, EXx }, 0 }, |
9e30b8e0 L |
10683 | }, |
10684 | { | |
592a252b | 10685 | /* VEX_W_0F52_P_1 */ |
bf890a93 | 10686 | { "vrsqrtss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10687 | }, |
10688 | { | |
592a252b | 10689 | /* VEX_W_0F53_P_0 */ |
bf890a93 | 10690 | { "vrcpps", { XM, EXx }, 0 }, |
9e30b8e0 L |
10691 | }, |
10692 | { | |
592a252b | 10693 | /* VEX_W_0F53_P_1 */ |
bf890a93 | 10694 | { "vrcpss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10695 | }, |
10696 | { | |
592a252b | 10697 | /* VEX_W_0F58_P_0 */ |
bf890a93 | 10698 | { "vaddps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10699 | }, |
10700 | { | |
592a252b | 10701 | /* VEX_W_0F58_P_1 */ |
bf890a93 | 10702 | { "vaddss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10703 | }, |
10704 | { | |
592a252b | 10705 | /* VEX_W_0F58_P_2 */ |
bf890a93 | 10706 | { "vaddpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10707 | }, |
10708 | { | |
592a252b | 10709 | /* VEX_W_0F58_P_3 */ |
bf890a93 | 10710 | { "vaddsd", { XMScalar, VexScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10711 | }, |
10712 | { | |
592a252b | 10713 | /* VEX_W_0F59_P_0 */ |
bf890a93 | 10714 | { "vmulps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10715 | }, |
10716 | { | |
592a252b | 10717 | /* VEX_W_0F59_P_1 */ |
bf890a93 | 10718 | { "vmulss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10719 | }, |
10720 | { | |
592a252b | 10721 | /* VEX_W_0F59_P_2 */ |
bf890a93 | 10722 | { "vmulpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10723 | }, |
10724 | { | |
592a252b | 10725 | /* VEX_W_0F59_P_3 */ |
bf890a93 | 10726 | { "vmulsd", { XMScalar, VexScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10727 | }, |
10728 | { | |
592a252b | 10729 | /* VEX_W_0F5A_P_0 */ |
bf890a93 | 10730 | { "vcvtps2pd", { XM, EXxmmq }, 0 }, |
9e30b8e0 L |
10731 | }, |
10732 | { | |
592a252b | 10733 | /* VEX_W_0F5A_P_1 */ |
bf890a93 | 10734 | { "vcvtss2sd", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10735 | }, |
10736 | { | |
592a252b | 10737 | /* VEX_W_0F5A_P_3 */ |
bf890a93 | 10738 | { "vcvtsd2ss", { XMScalar, VexScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10739 | }, |
10740 | { | |
592a252b | 10741 | /* VEX_W_0F5B_P_0 */ |
bf890a93 | 10742 | { "vcvtdq2ps", { XM, EXx }, 0 }, |
9e30b8e0 L |
10743 | }, |
10744 | { | |
592a252b | 10745 | /* VEX_W_0F5B_P_1 */ |
bf890a93 | 10746 | { "vcvttps2dq", { XM, EXx }, 0 }, |
9e30b8e0 L |
10747 | }, |
10748 | { | |
592a252b | 10749 | /* VEX_W_0F5B_P_2 */ |
bf890a93 | 10750 | { "vcvtps2dq", { XM, EXx }, 0 }, |
9e30b8e0 L |
10751 | }, |
10752 | { | |
592a252b | 10753 | /* VEX_W_0F5C_P_0 */ |
bf890a93 | 10754 | { "vsubps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10755 | }, |
10756 | { | |
592a252b | 10757 | /* VEX_W_0F5C_P_1 */ |
bf890a93 | 10758 | { "vsubss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10759 | }, |
10760 | { | |
592a252b | 10761 | /* VEX_W_0F5C_P_2 */ |
bf890a93 | 10762 | { "vsubpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10763 | }, |
10764 | { | |
592a252b | 10765 | /* VEX_W_0F5C_P_3 */ |
bf890a93 | 10766 | { "vsubsd", { XMScalar, VexScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10767 | }, |
10768 | { | |
592a252b | 10769 | /* VEX_W_0F5D_P_0 */ |
bf890a93 | 10770 | { "vminps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10771 | }, |
10772 | { | |
592a252b | 10773 | /* VEX_W_0F5D_P_1 */ |
bf890a93 | 10774 | { "vminss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10775 | }, |
10776 | { | |
592a252b | 10777 | /* VEX_W_0F5D_P_2 */ |
bf890a93 | 10778 | { "vminpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10779 | }, |
10780 | { | |
592a252b | 10781 | /* VEX_W_0F5D_P_3 */ |
bf890a93 | 10782 | { "vminsd", { XMScalar, VexScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10783 | }, |
10784 | { | |
592a252b | 10785 | /* VEX_W_0F5E_P_0 */ |
bf890a93 | 10786 | { "vdivps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10787 | }, |
10788 | { | |
592a252b | 10789 | /* VEX_W_0F5E_P_1 */ |
bf890a93 | 10790 | { "vdivss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10791 | }, |
10792 | { | |
592a252b | 10793 | /* VEX_W_0F5E_P_2 */ |
bf890a93 | 10794 | { "vdivpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10795 | }, |
10796 | { | |
592a252b | 10797 | /* VEX_W_0F5E_P_3 */ |
bf890a93 | 10798 | { "vdivsd", { XMScalar, VexScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10799 | }, |
10800 | { | |
592a252b | 10801 | /* VEX_W_0F5F_P_0 */ |
bf890a93 | 10802 | { "vmaxps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10803 | }, |
10804 | { | |
592a252b | 10805 | /* VEX_W_0F5F_P_1 */ |
bf890a93 | 10806 | { "vmaxss", { XMScalar, VexScalar, EXdScalar }, 0 }, |
9e30b8e0 L |
10807 | }, |
10808 | { | |
592a252b | 10809 | /* VEX_W_0F5F_P_2 */ |
bf890a93 | 10810 | { "vmaxpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10811 | }, |
10812 | { | |
592a252b | 10813 | /* VEX_W_0F5F_P_3 */ |
bf890a93 | 10814 | { "vmaxsd", { XMScalar, VexScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10815 | }, |
10816 | { | |
592a252b | 10817 | /* VEX_W_0F60_P_2 */ |
bf890a93 | 10818 | { "vpunpcklbw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10819 | }, |
10820 | { | |
592a252b | 10821 | /* VEX_W_0F61_P_2 */ |
bf890a93 | 10822 | { "vpunpcklwd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10823 | }, |
10824 | { | |
592a252b | 10825 | /* VEX_W_0F62_P_2 */ |
bf890a93 | 10826 | { "vpunpckldq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10827 | }, |
10828 | { | |
592a252b | 10829 | /* VEX_W_0F63_P_2 */ |
bf890a93 | 10830 | { "vpacksswb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10831 | }, |
10832 | { | |
592a252b | 10833 | /* VEX_W_0F64_P_2 */ |
bf890a93 | 10834 | { "vpcmpgtb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10835 | }, |
10836 | { | |
592a252b | 10837 | /* VEX_W_0F65_P_2 */ |
bf890a93 | 10838 | { "vpcmpgtw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10839 | }, |
10840 | { | |
592a252b | 10841 | /* VEX_W_0F66_P_2 */ |
bf890a93 | 10842 | { "vpcmpgtd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10843 | }, |
10844 | { | |
592a252b | 10845 | /* VEX_W_0F67_P_2 */ |
bf890a93 | 10846 | { "vpackuswb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10847 | }, |
10848 | { | |
592a252b | 10849 | /* VEX_W_0F68_P_2 */ |
bf890a93 | 10850 | { "vpunpckhbw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10851 | }, |
10852 | { | |
592a252b | 10853 | /* VEX_W_0F69_P_2 */ |
bf890a93 | 10854 | { "vpunpckhwd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10855 | }, |
10856 | { | |
592a252b | 10857 | /* VEX_W_0F6A_P_2 */ |
bf890a93 | 10858 | { "vpunpckhdq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10859 | }, |
10860 | { | |
592a252b | 10861 | /* VEX_W_0F6B_P_2 */ |
bf890a93 | 10862 | { "vpackssdw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10863 | }, |
10864 | { | |
592a252b | 10865 | /* VEX_W_0F6C_P_2 */ |
bf890a93 | 10866 | { "vpunpcklqdq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10867 | }, |
10868 | { | |
592a252b | 10869 | /* VEX_W_0F6D_P_2 */ |
bf890a93 | 10870 | { "vpunpckhqdq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10871 | }, |
10872 | { | |
592a252b | 10873 | /* VEX_W_0F6F_P_1 */ |
bf890a93 | 10874 | { "vmovdqu", { XM, EXx }, 0 }, |
9e30b8e0 L |
10875 | }, |
10876 | { | |
592a252b | 10877 | /* VEX_W_0F6F_P_2 */ |
bf890a93 | 10878 | { "vmovdqa", { XM, EXx }, 0 }, |
9e30b8e0 L |
10879 | }, |
10880 | { | |
592a252b | 10881 | /* VEX_W_0F70_P_1 */ |
bf890a93 | 10882 | { "vpshufhw", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
10883 | }, |
10884 | { | |
592a252b | 10885 | /* VEX_W_0F70_P_2 */ |
bf890a93 | 10886 | { "vpshufd", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
10887 | }, |
10888 | { | |
592a252b | 10889 | /* VEX_W_0F70_P_3 */ |
bf890a93 | 10890 | { "vpshuflw", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
10891 | }, |
10892 | { | |
592a252b | 10893 | /* VEX_W_0F71_R_2_P_2 */ |
bf890a93 | 10894 | { "vpsrlw", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10895 | }, |
10896 | { | |
592a252b | 10897 | /* VEX_W_0F71_R_4_P_2 */ |
bf890a93 | 10898 | { "vpsraw", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10899 | }, |
10900 | { | |
592a252b | 10901 | /* VEX_W_0F71_R_6_P_2 */ |
bf890a93 | 10902 | { "vpsllw", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10903 | }, |
10904 | { | |
592a252b | 10905 | /* VEX_W_0F72_R_2_P_2 */ |
bf890a93 | 10906 | { "vpsrld", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10907 | }, |
10908 | { | |
592a252b | 10909 | /* VEX_W_0F72_R_4_P_2 */ |
bf890a93 | 10910 | { "vpsrad", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10911 | }, |
10912 | { | |
592a252b | 10913 | /* VEX_W_0F72_R_6_P_2 */ |
bf890a93 | 10914 | { "vpslld", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10915 | }, |
10916 | { | |
592a252b | 10917 | /* VEX_W_0F73_R_2_P_2 */ |
bf890a93 | 10918 | { "vpsrlq", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10919 | }, |
10920 | { | |
592a252b | 10921 | /* VEX_W_0F73_R_3_P_2 */ |
bf890a93 | 10922 | { "vpsrldq", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10923 | }, |
10924 | { | |
592a252b | 10925 | /* VEX_W_0F73_R_6_P_2 */ |
bf890a93 | 10926 | { "vpsllq", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10927 | }, |
10928 | { | |
592a252b | 10929 | /* VEX_W_0F73_R_7_P_2 */ |
bf890a93 | 10930 | { "vpslldq", { Vex, XS, Ib }, 0 }, |
9e30b8e0 L |
10931 | }, |
10932 | { | |
592a252b | 10933 | /* VEX_W_0F74_P_2 */ |
bf890a93 | 10934 | { "vpcmpeqb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10935 | }, |
10936 | { | |
592a252b | 10937 | /* VEX_W_0F75_P_2 */ |
bf890a93 | 10938 | { "vpcmpeqw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10939 | }, |
10940 | { | |
592a252b | 10941 | /* VEX_W_0F76_P_2 */ |
bf890a93 | 10942 | { "vpcmpeqd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10943 | }, |
10944 | { | |
592a252b | 10945 | /* VEX_W_0F77_P_0 */ |
bf890a93 | 10946 | { "", { VZERO }, 0 }, |
9e30b8e0 L |
10947 | }, |
10948 | { | |
592a252b | 10949 | /* VEX_W_0F7C_P_2 */ |
bf890a93 | 10950 | { "vhaddpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10951 | }, |
10952 | { | |
592a252b | 10953 | /* VEX_W_0F7C_P_3 */ |
bf890a93 | 10954 | { "vhaddps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10955 | }, |
10956 | { | |
592a252b | 10957 | /* VEX_W_0F7D_P_2 */ |
bf890a93 | 10958 | { "vhsubpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10959 | }, |
10960 | { | |
592a252b | 10961 | /* VEX_W_0F7D_P_3 */ |
bf890a93 | 10962 | { "vhsubps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
10963 | }, |
10964 | { | |
592a252b | 10965 | /* VEX_W_0F7E_P_1 */ |
bf890a93 | 10966 | { "vmovq", { XMScalar, EXqScalar }, 0 }, |
9e30b8e0 L |
10967 | }, |
10968 | { | |
592a252b | 10969 | /* VEX_W_0F7F_P_1 */ |
bf890a93 | 10970 | { "vmovdqu", { EXxS, XM }, 0 }, |
9e30b8e0 L |
10971 | }, |
10972 | { | |
592a252b | 10973 | /* VEX_W_0F7F_P_2 */ |
bf890a93 | 10974 | { "vmovdqa", { EXxS, XM }, 0 }, |
9e30b8e0 | 10975 | }, |
43234a1e L |
10976 | { |
10977 | /* VEX_W_0F90_P_0_LEN_0 */ | |
bf890a93 IT |
10978 | { "kmovw", { MaskG, MaskE }, 0 }, |
10979 | { "kmovq", { MaskG, MaskE }, 0 }, | |
1ba585e8 IT |
10980 | }, |
10981 | { | |
10982 | /* VEX_W_0F90_P_2_LEN_0 */ | |
bf890a93 IT |
10983 | { "kmovb", { MaskG, MaskBDE }, 0 }, |
10984 | { "kmovd", { MaskG, MaskBDE }, 0 }, | |
43234a1e L |
10985 | }, |
10986 | { | |
10987 | /* VEX_W_0F91_P_0_LEN_0 */ | |
ab4e4ed5 AF |
10988 | { MOD_TABLE (MOD_VEX_W_0_0F91_P_0_LEN_0) }, |
10989 | { MOD_TABLE (MOD_VEX_W_1_0F91_P_0_LEN_0) }, | |
1ba585e8 IT |
10990 | }, |
10991 | { | |
10992 | /* VEX_W_0F91_P_2_LEN_0 */ | |
ab4e4ed5 AF |
10993 | { MOD_TABLE (MOD_VEX_W_0_0F91_P_2_LEN_0) }, |
10994 | { MOD_TABLE (MOD_VEX_W_1_0F91_P_2_LEN_0) }, | |
43234a1e L |
10995 | }, |
10996 | { | |
10997 | /* VEX_W_0F92_P_0_LEN_0 */ | |
ab4e4ed5 | 10998 | { MOD_TABLE (MOD_VEX_W_0_0F92_P_0_LEN_0) }, |
43234a1e | 10999 | }, |
90a915bf IT |
11000 | { |
11001 | /* VEX_W_0F92_P_2_LEN_0 */ | |
ab4e4ed5 | 11002 | { MOD_TABLE (MOD_VEX_W_0_0F92_P_2_LEN_0) }, |
90a915bf | 11003 | }, |
1ba585e8 IT |
11004 | { |
11005 | /* VEX_W_0F92_P_3_LEN_0 */ | |
ab4e4ed5 AF |
11006 | { MOD_TABLE (MOD_VEX_W_0_0F92_P_3_LEN_0) }, |
11007 | { MOD_TABLE (MOD_VEX_W_1_0F92_P_3_LEN_0) }, | |
1ba585e8 | 11008 | }, |
43234a1e L |
11009 | { |
11010 | /* VEX_W_0F93_P_0_LEN_0 */ | |
ab4e4ed5 | 11011 | { MOD_TABLE (MOD_VEX_W_0_0F93_P_0_LEN_0) }, |
43234a1e | 11012 | }, |
90a915bf IT |
11013 | { |
11014 | /* VEX_W_0F93_P_2_LEN_0 */ | |
ab4e4ed5 | 11015 | { MOD_TABLE (MOD_VEX_W_0_0F93_P_2_LEN_0) }, |
90a915bf | 11016 | }, |
1ba585e8 IT |
11017 | { |
11018 | /* VEX_W_0F93_P_3_LEN_0 */ | |
ab4e4ed5 AF |
11019 | { MOD_TABLE (MOD_VEX_W_0_0F93_P_3_LEN_0) }, |
11020 | { MOD_TABLE (MOD_VEX_W_1_0F93_P_3_LEN_0) }, | |
1ba585e8 | 11021 | }, |
43234a1e L |
11022 | { |
11023 | /* VEX_W_0F98_P_0_LEN_0 */ | |
ab4e4ed5 AF |
11024 | { MOD_TABLE (MOD_VEX_W_0_0F98_P_0_LEN_0) }, |
11025 | { MOD_TABLE (MOD_VEX_W_1_0F98_P_0_LEN_0) }, | |
1ba585e8 IT |
11026 | }, |
11027 | { | |
11028 | /* VEX_W_0F98_P_2_LEN_0 */ | |
ab4e4ed5 AF |
11029 | { MOD_TABLE (MOD_VEX_W_0_0F98_P_2_LEN_0) }, |
11030 | { MOD_TABLE (MOD_VEX_W_1_0F98_P_2_LEN_0) }, | |
1ba585e8 IT |
11031 | }, |
11032 | { | |
11033 | /* VEX_W_0F99_P_0_LEN_0 */ | |
ab4e4ed5 AF |
11034 | { MOD_TABLE (MOD_VEX_W_0_0F99_P_0_LEN_0) }, |
11035 | { MOD_TABLE (MOD_VEX_W_1_0F99_P_0_LEN_0) }, | |
1ba585e8 IT |
11036 | }, |
11037 | { | |
11038 | /* VEX_W_0F99_P_2_LEN_0 */ | |
ab4e4ed5 AF |
11039 | { MOD_TABLE (MOD_VEX_W_0_0F99_P_2_LEN_0) }, |
11040 | { MOD_TABLE (MOD_VEX_W_1_0F99_P_2_LEN_0) }, | |
43234a1e | 11041 | }, |
9e30b8e0 | 11042 | { |
592a252b | 11043 | /* VEX_W_0FAE_R_2_M_0 */ |
bf890a93 | 11044 | { "vldmxcsr", { Md }, 0 }, |
9e30b8e0 L |
11045 | }, |
11046 | { | |
592a252b | 11047 | /* VEX_W_0FAE_R_3_M_0 */ |
bf890a93 | 11048 | { "vstmxcsr", { Md }, 0 }, |
9e30b8e0 L |
11049 | }, |
11050 | { | |
592a252b | 11051 | /* VEX_W_0FC2_P_0 */ |
bf890a93 | 11052 | { "vcmpps", { XM, Vex, EXx, VCMP }, 0 }, |
9e30b8e0 L |
11053 | }, |
11054 | { | |
592a252b | 11055 | /* VEX_W_0FC2_P_1 */ |
bf890a93 | 11056 | { "vcmpss", { XMScalar, VexScalar, EXdScalar, VCMP }, 0 }, |
9e30b8e0 L |
11057 | }, |
11058 | { | |
592a252b | 11059 | /* VEX_W_0FC2_P_2 */ |
bf890a93 | 11060 | { "vcmppd", { XM, Vex, EXx, VCMP }, 0 }, |
9e30b8e0 L |
11061 | }, |
11062 | { | |
592a252b | 11063 | /* VEX_W_0FC2_P_3 */ |
bf890a93 | 11064 | { "vcmpsd", { XMScalar, VexScalar, EXqScalar, VCMP }, 0 }, |
9e30b8e0 L |
11065 | }, |
11066 | { | |
592a252b | 11067 | /* VEX_W_0FC4_P_2 */ |
bf890a93 | 11068 | { "vpinsrw", { XM, Vex128, Edqw, Ib }, 0 }, |
9e30b8e0 L |
11069 | }, |
11070 | { | |
592a252b | 11071 | /* VEX_W_0FC5_P_2 */ |
bf890a93 | 11072 | { "vpextrw", { Gdq, XS, Ib }, 0 }, |
9e30b8e0 L |
11073 | }, |
11074 | { | |
592a252b | 11075 | /* VEX_W_0FD0_P_2 */ |
bf890a93 | 11076 | { "vaddsubpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11077 | }, |
11078 | { | |
592a252b | 11079 | /* VEX_W_0FD0_P_3 */ |
bf890a93 | 11080 | { "vaddsubps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11081 | }, |
11082 | { | |
592a252b | 11083 | /* VEX_W_0FD1_P_2 */ |
bf890a93 | 11084 | { "vpsrlw", { XM, Vex, EXxmm }, 0 }, |
9e30b8e0 L |
11085 | }, |
11086 | { | |
592a252b | 11087 | /* VEX_W_0FD2_P_2 */ |
bf890a93 | 11088 | { "vpsrld", { XM, Vex, EXxmm }, 0 }, |
9e30b8e0 L |
11089 | }, |
11090 | { | |
592a252b | 11091 | /* VEX_W_0FD3_P_2 */ |
bf890a93 | 11092 | { "vpsrlq", { XM, Vex, EXxmm }, 0 }, |
9e30b8e0 L |
11093 | }, |
11094 | { | |
592a252b | 11095 | /* VEX_W_0FD4_P_2 */ |
bf890a93 | 11096 | { "vpaddq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11097 | }, |
11098 | { | |
592a252b | 11099 | /* VEX_W_0FD5_P_2 */ |
bf890a93 | 11100 | { "vpmullw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11101 | }, |
11102 | { | |
592a252b | 11103 | /* VEX_W_0FD6_P_2 */ |
bf890a93 | 11104 | { "vmovq", { EXqScalarS, XMScalar }, 0 }, |
9e30b8e0 L |
11105 | }, |
11106 | { | |
592a252b | 11107 | /* VEX_W_0FD7_P_2_M_1 */ |
bf890a93 | 11108 | { "vpmovmskb", { Gdq, XS }, 0 }, |
9e30b8e0 L |
11109 | }, |
11110 | { | |
592a252b | 11111 | /* VEX_W_0FD8_P_2 */ |
bf890a93 | 11112 | { "vpsubusb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11113 | }, |
11114 | { | |
592a252b | 11115 | /* VEX_W_0FD9_P_2 */ |
bf890a93 | 11116 | { "vpsubusw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11117 | }, |
11118 | { | |
592a252b | 11119 | /* VEX_W_0FDA_P_2 */ |
bf890a93 | 11120 | { "vpminub", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11121 | }, |
11122 | { | |
592a252b | 11123 | /* VEX_W_0FDB_P_2 */ |
bf890a93 | 11124 | { "vpand", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11125 | }, |
11126 | { | |
592a252b | 11127 | /* VEX_W_0FDC_P_2 */ |
bf890a93 | 11128 | { "vpaddusb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11129 | }, |
11130 | { | |
592a252b | 11131 | /* VEX_W_0FDD_P_2 */ |
bf890a93 | 11132 | { "vpaddusw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11133 | }, |
11134 | { | |
592a252b | 11135 | /* VEX_W_0FDE_P_2 */ |
bf890a93 | 11136 | { "vpmaxub", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11137 | }, |
11138 | { | |
592a252b | 11139 | /* VEX_W_0FDF_P_2 */ |
bf890a93 | 11140 | { "vpandn", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11141 | }, |
11142 | { | |
592a252b | 11143 | /* VEX_W_0FE0_P_2 */ |
bf890a93 | 11144 | { "vpavgb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11145 | }, |
11146 | { | |
592a252b | 11147 | /* VEX_W_0FE1_P_2 */ |
bf890a93 | 11148 | { "vpsraw", { XM, Vex, EXxmm }, 0 }, |
9e30b8e0 L |
11149 | }, |
11150 | { | |
592a252b | 11151 | /* VEX_W_0FE2_P_2 */ |
bf890a93 | 11152 | { "vpsrad", { XM, Vex, EXxmm }, 0 }, |
9e30b8e0 L |
11153 | }, |
11154 | { | |
592a252b | 11155 | /* VEX_W_0FE3_P_2 */ |
bf890a93 | 11156 | { "vpavgw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11157 | }, |
11158 | { | |
592a252b | 11159 | /* VEX_W_0FE4_P_2 */ |
bf890a93 | 11160 | { "vpmulhuw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11161 | }, |
11162 | { | |
592a252b | 11163 | /* VEX_W_0FE5_P_2 */ |
bf890a93 | 11164 | { "vpmulhw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11165 | }, |
11166 | { | |
592a252b | 11167 | /* VEX_W_0FE6_P_1 */ |
bf890a93 | 11168 | { "vcvtdq2pd", { XM, EXxmmq }, 0 }, |
9e30b8e0 L |
11169 | }, |
11170 | { | |
592a252b | 11171 | /* VEX_W_0FE6_P_2 */ |
bf890a93 | 11172 | { "vcvttpd2dq%XY", { XMM, EXx }, 0 }, |
9e30b8e0 L |
11173 | }, |
11174 | { | |
592a252b | 11175 | /* VEX_W_0FE6_P_3 */ |
bf890a93 | 11176 | { "vcvtpd2dq%XY", { XMM, EXx }, 0 }, |
9e30b8e0 L |
11177 | }, |
11178 | { | |
592a252b | 11179 | /* VEX_W_0FE7_P_2_M_0 */ |
bf890a93 | 11180 | { "vmovntdq", { Mx, XM }, 0 }, |
9e30b8e0 L |
11181 | }, |
11182 | { | |
592a252b | 11183 | /* VEX_W_0FE8_P_2 */ |
bf890a93 | 11184 | { "vpsubsb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11185 | }, |
11186 | { | |
592a252b | 11187 | /* VEX_W_0FE9_P_2 */ |
bf890a93 | 11188 | { "vpsubsw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11189 | }, |
11190 | { | |
592a252b | 11191 | /* VEX_W_0FEA_P_2 */ |
bf890a93 | 11192 | { "vpminsw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11193 | }, |
11194 | { | |
592a252b | 11195 | /* VEX_W_0FEB_P_2 */ |
bf890a93 | 11196 | { "vpor", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11197 | }, |
11198 | { | |
592a252b | 11199 | /* VEX_W_0FEC_P_2 */ |
bf890a93 | 11200 | { "vpaddsb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11201 | }, |
11202 | { | |
592a252b | 11203 | /* VEX_W_0FED_P_2 */ |
bf890a93 | 11204 | { "vpaddsw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11205 | }, |
11206 | { | |
592a252b | 11207 | /* VEX_W_0FEE_P_2 */ |
bf890a93 | 11208 | { "vpmaxsw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11209 | }, |
11210 | { | |
592a252b | 11211 | /* VEX_W_0FEF_P_2 */ |
bf890a93 | 11212 | { "vpxor", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11213 | }, |
11214 | { | |
592a252b | 11215 | /* VEX_W_0FF0_P_3_M_0 */ |
bf890a93 | 11216 | { "vlddqu", { XM, M }, 0 }, |
9e30b8e0 L |
11217 | }, |
11218 | { | |
592a252b | 11219 | /* VEX_W_0FF1_P_2 */ |
bf890a93 | 11220 | { "vpsllw", { XM, Vex, EXxmm }, 0 }, |
9e30b8e0 L |
11221 | }, |
11222 | { | |
592a252b | 11223 | /* VEX_W_0FF2_P_2 */ |
bf890a93 | 11224 | { "vpslld", { XM, Vex, EXxmm }, 0 }, |
9e30b8e0 L |
11225 | }, |
11226 | { | |
592a252b | 11227 | /* VEX_W_0FF3_P_2 */ |
bf890a93 | 11228 | { "vpsllq", { XM, Vex, EXxmm }, 0 }, |
9e30b8e0 L |
11229 | }, |
11230 | { | |
592a252b | 11231 | /* VEX_W_0FF4_P_2 */ |
bf890a93 | 11232 | { "vpmuludq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11233 | }, |
11234 | { | |
592a252b | 11235 | /* VEX_W_0FF5_P_2 */ |
bf890a93 | 11236 | { "vpmaddwd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11237 | }, |
11238 | { | |
592a252b | 11239 | /* VEX_W_0FF6_P_2 */ |
bf890a93 | 11240 | { "vpsadbw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11241 | }, |
11242 | { | |
592a252b | 11243 | /* VEX_W_0FF7_P_2 */ |
bf890a93 | 11244 | { "vmaskmovdqu", { XM, XS }, 0 }, |
9e30b8e0 L |
11245 | }, |
11246 | { | |
592a252b | 11247 | /* VEX_W_0FF8_P_2 */ |
bf890a93 | 11248 | { "vpsubb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11249 | }, |
11250 | { | |
592a252b | 11251 | /* VEX_W_0FF9_P_2 */ |
bf890a93 | 11252 | { "vpsubw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11253 | }, |
11254 | { | |
592a252b | 11255 | /* VEX_W_0FFA_P_2 */ |
bf890a93 | 11256 | { "vpsubd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11257 | }, |
11258 | { | |
592a252b | 11259 | /* VEX_W_0FFB_P_2 */ |
bf890a93 | 11260 | { "vpsubq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11261 | }, |
11262 | { | |
592a252b | 11263 | /* VEX_W_0FFC_P_2 */ |
bf890a93 | 11264 | { "vpaddb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11265 | }, |
11266 | { | |
592a252b | 11267 | /* VEX_W_0FFD_P_2 */ |
bf890a93 | 11268 | { "vpaddw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11269 | }, |
11270 | { | |
592a252b | 11271 | /* VEX_W_0FFE_P_2 */ |
bf890a93 | 11272 | { "vpaddd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11273 | }, |
11274 | { | |
592a252b | 11275 | /* VEX_W_0F3800_P_2 */ |
bf890a93 | 11276 | { "vpshufb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11277 | }, |
11278 | { | |
592a252b | 11279 | /* VEX_W_0F3801_P_2 */ |
bf890a93 | 11280 | { "vphaddw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11281 | }, |
11282 | { | |
592a252b | 11283 | /* VEX_W_0F3802_P_2 */ |
bf890a93 | 11284 | { "vphaddd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11285 | }, |
11286 | { | |
592a252b | 11287 | /* VEX_W_0F3803_P_2 */ |
bf890a93 | 11288 | { "vphaddsw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11289 | }, |
11290 | { | |
592a252b | 11291 | /* VEX_W_0F3804_P_2 */ |
bf890a93 | 11292 | { "vpmaddubsw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11293 | }, |
11294 | { | |
592a252b | 11295 | /* VEX_W_0F3805_P_2 */ |
bf890a93 | 11296 | { "vphsubw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11297 | }, |
11298 | { | |
592a252b | 11299 | /* VEX_W_0F3806_P_2 */ |
bf890a93 | 11300 | { "vphsubd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11301 | }, |
11302 | { | |
592a252b | 11303 | /* VEX_W_0F3807_P_2 */ |
bf890a93 | 11304 | { "vphsubsw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11305 | }, |
11306 | { | |
592a252b | 11307 | /* VEX_W_0F3808_P_2 */ |
bf890a93 | 11308 | { "vpsignb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11309 | }, |
11310 | { | |
592a252b | 11311 | /* VEX_W_0F3809_P_2 */ |
bf890a93 | 11312 | { "vpsignw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11313 | }, |
11314 | { | |
592a252b | 11315 | /* VEX_W_0F380A_P_2 */ |
bf890a93 | 11316 | { "vpsignd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11317 | }, |
11318 | { | |
592a252b | 11319 | /* VEX_W_0F380B_P_2 */ |
bf890a93 | 11320 | { "vpmulhrsw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11321 | }, |
11322 | { | |
592a252b | 11323 | /* VEX_W_0F380C_P_2 */ |
bf890a93 | 11324 | { "vpermilps", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11325 | }, |
11326 | { | |
592a252b | 11327 | /* VEX_W_0F380D_P_2 */ |
bf890a93 | 11328 | { "vpermilpd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11329 | }, |
11330 | { | |
592a252b | 11331 | /* VEX_W_0F380E_P_2 */ |
bf890a93 | 11332 | { "vtestps", { XM, EXx }, 0 }, |
9e30b8e0 L |
11333 | }, |
11334 | { | |
592a252b | 11335 | /* VEX_W_0F380F_P_2 */ |
bf890a93 | 11336 | { "vtestpd", { XM, EXx }, 0 }, |
9e30b8e0 | 11337 | }, |
6c30d220 L |
11338 | { |
11339 | /* VEX_W_0F3816_P_2 */ | |
bf890a93 | 11340 | { "vpermps", { XM, Vex, EXx }, 0 }, |
6c30d220 | 11341 | }, |
9e30b8e0 | 11342 | { |
592a252b | 11343 | /* VEX_W_0F3817_P_2 */ |
bf890a93 | 11344 | { "vptest", { XM, EXx }, 0 }, |
9e30b8e0 | 11345 | }, |
bcf2684f | 11346 | { |
6c30d220 | 11347 | /* VEX_W_0F3818_P_2 */ |
bf890a93 | 11348 | { "vbroadcastss", { XM, EXxmm_md }, 0 }, |
bcf2684f | 11349 | }, |
9e30b8e0 | 11350 | { |
6c30d220 | 11351 | /* VEX_W_0F3819_P_2 */ |
bf890a93 | 11352 | { "vbroadcastsd", { XM, EXxmm_mq }, 0 }, |
9e30b8e0 L |
11353 | }, |
11354 | { | |
592a252b | 11355 | /* VEX_W_0F381A_P_2_M_0 */ |
bf890a93 | 11356 | { "vbroadcastf128", { XM, Mxmm }, 0 }, |
9e30b8e0 L |
11357 | }, |
11358 | { | |
592a252b | 11359 | /* VEX_W_0F381C_P_2 */ |
bf890a93 | 11360 | { "vpabsb", { XM, EXx }, 0 }, |
9e30b8e0 L |
11361 | }, |
11362 | { | |
592a252b | 11363 | /* VEX_W_0F381D_P_2 */ |
bf890a93 | 11364 | { "vpabsw", { XM, EXx }, 0 }, |
9e30b8e0 L |
11365 | }, |
11366 | { | |
592a252b | 11367 | /* VEX_W_0F381E_P_2 */ |
bf890a93 | 11368 | { "vpabsd", { XM, EXx }, 0 }, |
9e30b8e0 L |
11369 | }, |
11370 | { | |
592a252b | 11371 | /* VEX_W_0F3820_P_2 */ |
bf890a93 | 11372 | { "vpmovsxbw", { XM, EXxmmq }, 0 }, |
9e30b8e0 L |
11373 | }, |
11374 | { | |
592a252b | 11375 | /* VEX_W_0F3821_P_2 */ |
bf890a93 | 11376 | { "vpmovsxbd", { XM, EXxmmqd }, 0 }, |
9e30b8e0 L |
11377 | }, |
11378 | { | |
592a252b | 11379 | /* VEX_W_0F3822_P_2 */ |
bf890a93 | 11380 | { "vpmovsxbq", { XM, EXxmmdw }, 0 }, |
9e30b8e0 L |
11381 | }, |
11382 | { | |
592a252b | 11383 | /* VEX_W_0F3823_P_2 */ |
bf890a93 | 11384 | { "vpmovsxwd", { XM, EXxmmq }, 0 }, |
9e30b8e0 L |
11385 | }, |
11386 | { | |
592a252b | 11387 | /* VEX_W_0F3824_P_2 */ |
bf890a93 | 11388 | { "vpmovsxwq", { XM, EXxmmqd }, 0 }, |
9e30b8e0 L |
11389 | }, |
11390 | { | |
592a252b | 11391 | /* VEX_W_0F3825_P_2 */ |
bf890a93 | 11392 | { "vpmovsxdq", { XM, EXxmmq }, 0 }, |
9e30b8e0 L |
11393 | }, |
11394 | { | |
592a252b | 11395 | /* VEX_W_0F3828_P_2 */ |
bf890a93 | 11396 | { "vpmuldq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11397 | }, |
11398 | { | |
592a252b | 11399 | /* VEX_W_0F3829_P_2 */ |
bf890a93 | 11400 | { "vpcmpeqq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11401 | }, |
11402 | { | |
592a252b | 11403 | /* VEX_W_0F382A_P_2_M_0 */ |
bf890a93 | 11404 | { "vmovntdqa", { XM, Mx }, 0 }, |
9e30b8e0 L |
11405 | }, |
11406 | { | |
592a252b | 11407 | /* VEX_W_0F382B_P_2 */ |
bf890a93 | 11408 | { "vpackusdw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 | 11409 | }, |
53aa04a0 | 11410 | { |
592a252b | 11411 | /* VEX_W_0F382C_P_2_M_0 */ |
bf890a93 | 11412 | { "vmaskmovps", { XM, Vex, Mx }, 0 }, |
53aa04a0 L |
11413 | }, |
11414 | { | |
592a252b | 11415 | /* VEX_W_0F382D_P_2_M_0 */ |
bf890a93 | 11416 | { "vmaskmovpd", { XM, Vex, Mx }, 0 }, |
53aa04a0 L |
11417 | }, |
11418 | { | |
592a252b | 11419 | /* VEX_W_0F382E_P_2_M_0 */ |
bf890a93 | 11420 | { "vmaskmovps", { Mx, Vex, XM }, 0 }, |
53aa04a0 L |
11421 | }, |
11422 | { | |
592a252b | 11423 | /* VEX_W_0F382F_P_2_M_0 */ |
bf890a93 | 11424 | { "vmaskmovpd", { Mx, Vex, XM }, 0 }, |
53aa04a0 | 11425 | }, |
9e30b8e0 | 11426 | { |
592a252b | 11427 | /* VEX_W_0F3830_P_2 */ |
bf890a93 | 11428 | { "vpmovzxbw", { XM, EXxmmq }, 0 }, |
9e30b8e0 L |
11429 | }, |
11430 | { | |
592a252b | 11431 | /* VEX_W_0F3831_P_2 */ |
bf890a93 | 11432 | { "vpmovzxbd", { XM, EXxmmqd }, 0 }, |
9e30b8e0 L |
11433 | }, |
11434 | { | |
592a252b | 11435 | /* VEX_W_0F3832_P_2 */ |
bf890a93 | 11436 | { "vpmovzxbq", { XM, EXxmmdw }, 0 }, |
9e30b8e0 L |
11437 | }, |
11438 | { | |
592a252b | 11439 | /* VEX_W_0F3833_P_2 */ |
bf890a93 | 11440 | { "vpmovzxwd", { XM, EXxmmq }, 0 }, |
9e30b8e0 L |
11441 | }, |
11442 | { | |
592a252b | 11443 | /* VEX_W_0F3834_P_2 */ |
bf890a93 | 11444 | { "vpmovzxwq", { XM, EXxmmqd }, 0 }, |
9e30b8e0 L |
11445 | }, |
11446 | { | |
592a252b | 11447 | /* VEX_W_0F3835_P_2 */ |
bf890a93 | 11448 | { "vpmovzxdq", { XM, EXxmmq }, 0 }, |
6c30d220 L |
11449 | }, |
11450 | { | |
11451 | /* VEX_W_0F3836_P_2 */ | |
bf890a93 | 11452 | { "vpermd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11453 | }, |
11454 | { | |
592a252b | 11455 | /* VEX_W_0F3837_P_2 */ |
bf890a93 | 11456 | { "vpcmpgtq", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11457 | }, |
11458 | { | |
592a252b | 11459 | /* VEX_W_0F3838_P_2 */ |
bf890a93 | 11460 | { "vpminsb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11461 | }, |
11462 | { | |
592a252b | 11463 | /* VEX_W_0F3839_P_2 */ |
bf890a93 | 11464 | { "vpminsd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11465 | }, |
11466 | { | |
592a252b | 11467 | /* VEX_W_0F383A_P_2 */ |
bf890a93 | 11468 | { "vpminuw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11469 | }, |
11470 | { | |
592a252b | 11471 | /* VEX_W_0F383B_P_2 */ |
bf890a93 | 11472 | { "vpminud", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11473 | }, |
11474 | { | |
592a252b | 11475 | /* VEX_W_0F383C_P_2 */ |
bf890a93 | 11476 | { "vpmaxsb", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11477 | }, |
11478 | { | |
592a252b | 11479 | /* VEX_W_0F383D_P_2 */ |
bf890a93 | 11480 | { "vpmaxsd", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11481 | }, |
11482 | { | |
592a252b | 11483 | /* VEX_W_0F383E_P_2 */ |
bf890a93 | 11484 | { "vpmaxuw", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11485 | }, |
11486 | { | |
592a252b | 11487 | /* VEX_W_0F383F_P_2 */ |
bf890a93 | 11488 | { "vpmaxud", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11489 | }, |
11490 | { | |
592a252b | 11491 | /* VEX_W_0F3840_P_2 */ |
bf890a93 | 11492 | { "vpmulld", { XM, Vex, EXx }, 0 }, |
9e30b8e0 L |
11493 | }, |
11494 | { | |
592a252b | 11495 | /* VEX_W_0F3841_P_2 */ |
bf890a93 | 11496 | { "vphminposuw", { XM, EXx }, 0 }, |
9e30b8e0 | 11497 | }, |
6c30d220 L |
11498 | { |
11499 | /* VEX_W_0F3846_P_2 */ | |
bf890a93 | 11500 | { "vpsravd", { XM, Vex, EXx }, 0 }, |
6c30d220 L |
11501 | }, |
11502 | { | |
11503 | /* VEX_W_0F3858_P_2 */ | |
bf890a93 | 11504 | { "vpbroadcastd", { XM, EXxmm_md }, 0 }, |
6c30d220 L |
11505 | }, |
11506 | { | |
11507 | /* VEX_W_0F3859_P_2 */ | |
bf890a93 | 11508 | { "vpbroadcastq", { XM, EXxmm_mq }, 0 }, |
6c30d220 L |
11509 | }, |
11510 | { | |
11511 | /* VEX_W_0F385A_P_2_M_0 */ | |
bf890a93 | 11512 | { "vbroadcasti128", { XM, Mxmm }, 0 }, |
6c30d220 L |
11513 | }, |
11514 | { | |
11515 | /* VEX_W_0F3878_P_2 */ | |
bf890a93 | 11516 | { "vpbroadcastb", { XM, EXxmm_mb }, 0 }, |
6c30d220 L |
11517 | }, |
11518 | { | |
11519 | /* VEX_W_0F3879_P_2 */ | |
bf890a93 | 11520 | { "vpbroadcastw", { XM, EXxmm_mw }, 0 }, |
6c30d220 | 11521 | }, |
9e30b8e0 | 11522 | { |
592a252b | 11523 | /* VEX_W_0F38DB_P_2 */ |
bf890a93 | 11524 | { "vaesimc", { XM, EXx }, 0 }, |
9e30b8e0 L |
11525 | }, |
11526 | { | |
592a252b | 11527 | /* VEX_W_0F38DC_P_2 */ |
bf890a93 | 11528 | { "vaesenc", { XM, Vex128, EXx }, 0 }, |
9e30b8e0 L |
11529 | }, |
11530 | { | |
592a252b | 11531 | /* VEX_W_0F38DD_P_2 */ |
bf890a93 | 11532 | { "vaesenclast", { XM, Vex128, EXx }, 0 }, |
9e30b8e0 L |
11533 | }, |
11534 | { | |
592a252b | 11535 | /* VEX_W_0F38DE_P_2 */ |
bf890a93 | 11536 | { "vaesdec", { XM, Vex128, EXx }, 0 }, |
9e30b8e0 L |
11537 | }, |
11538 | { | |
592a252b | 11539 | /* VEX_W_0F38DF_P_2 */ |
bf890a93 | 11540 | { "vaesdeclast", { XM, Vex128, EXx }, 0 }, |
9e30b8e0 | 11541 | }, |
6c30d220 L |
11542 | { |
11543 | /* VEX_W_0F3A00_P_2 */ | |
11544 | { Bad_Opcode }, | |
bf890a93 | 11545 | { "vpermq", { XM, EXx, Ib }, 0 }, |
6c30d220 L |
11546 | }, |
11547 | { | |
11548 | /* VEX_W_0F3A01_P_2 */ | |
11549 | { Bad_Opcode }, | |
bf890a93 | 11550 | { "vpermpd", { XM, EXx, Ib }, 0 }, |
6c30d220 L |
11551 | }, |
11552 | { | |
11553 | /* VEX_W_0F3A02_P_2 */ | |
bf890a93 | 11554 | { "vpblendd", { XM, Vex, EXx, Ib }, 0 }, |
6c30d220 | 11555 | }, |
9e30b8e0 | 11556 | { |
592a252b | 11557 | /* VEX_W_0F3A04_P_2 */ |
bf890a93 | 11558 | { "vpermilps", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
11559 | }, |
11560 | { | |
592a252b | 11561 | /* VEX_W_0F3A05_P_2 */ |
bf890a93 | 11562 | { "vpermilpd", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
11563 | }, |
11564 | { | |
592a252b | 11565 | /* VEX_W_0F3A06_P_2 */ |
bf890a93 | 11566 | { "vperm2f128", { XM, Vex256, EXx, Ib }, 0 }, |
9e30b8e0 L |
11567 | }, |
11568 | { | |
592a252b | 11569 | /* VEX_W_0F3A08_P_2 */ |
bf890a93 | 11570 | { "vroundps", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
11571 | }, |
11572 | { | |
592a252b | 11573 | /* VEX_W_0F3A09_P_2 */ |
bf890a93 | 11574 | { "vroundpd", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
11575 | }, |
11576 | { | |
592a252b | 11577 | /* VEX_W_0F3A0A_P_2 */ |
bf890a93 | 11578 | { "vroundss", { XMScalar, VexScalar, EXdScalar, Ib }, 0 }, |
9e30b8e0 L |
11579 | }, |
11580 | { | |
592a252b | 11581 | /* VEX_W_0F3A0B_P_2 */ |
bf890a93 | 11582 | { "vroundsd", { XMScalar, VexScalar, EXqScalar, Ib }, 0 }, |
9e30b8e0 L |
11583 | }, |
11584 | { | |
592a252b | 11585 | /* VEX_W_0F3A0C_P_2 */ |
bf890a93 | 11586 | { "vblendps", { XM, Vex, EXx, Ib }, 0 }, |
9e30b8e0 L |
11587 | }, |
11588 | { | |
592a252b | 11589 | /* VEX_W_0F3A0D_P_2 */ |
bf890a93 | 11590 | { "vblendpd", { XM, Vex, EXx, Ib }, 0 }, |
9e30b8e0 L |
11591 | }, |
11592 | { | |
592a252b | 11593 | /* VEX_W_0F3A0E_P_2 */ |
bf890a93 | 11594 | { "vpblendw", { XM, Vex, EXx, Ib }, 0 }, |
9e30b8e0 L |
11595 | }, |
11596 | { | |
592a252b | 11597 | /* VEX_W_0F3A0F_P_2 */ |
bf890a93 | 11598 | { "vpalignr", { XM, Vex, EXx, Ib }, 0 }, |
9e30b8e0 L |
11599 | }, |
11600 | { | |
592a252b | 11601 | /* VEX_W_0F3A14_P_2 */ |
bf890a93 | 11602 | { "vpextrb", { Edqb, XM, Ib }, 0 }, |
9e30b8e0 L |
11603 | }, |
11604 | { | |
592a252b | 11605 | /* VEX_W_0F3A15_P_2 */ |
bf890a93 | 11606 | { "vpextrw", { Edqw, XM, Ib }, 0 }, |
9e30b8e0 L |
11607 | }, |
11608 | { | |
592a252b | 11609 | /* VEX_W_0F3A18_P_2 */ |
bf890a93 | 11610 | { "vinsertf128", { XM, Vex256, EXxmm, Ib }, 0 }, |
9e30b8e0 L |
11611 | }, |
11612 | { | |
592a252b | 11613 | /* VEX_W_0F3A19_P_2 */ |
bf890a93 | 11614 | { "vextractf128", { EXxmm, XM, Ib }, 0 }, |
9e30b8e0 L |
11615 | }, |
11616 | { | |
592a252b | 11617 | /* VEX_W_0F3A20_P_2 */ |
bf890a93 | 11618 | { "vpinsrb", { XM, Vex128, Edqb, Ib }, 0 }, |
9e30b8e0 L |
11619 | }, |
11620 | { | |
592a252b | 11621 | /* VEX_W_0F3A21_P_2 */ |
bf890a93 | 11622 | { "vinsertps", { XM, Vex128, EXd, Ib }, 0 }, |
9e30b8e0 | 11623 | }, |
43234a1e | 11624 | { |
1ba585e8 | 11625 | /* VEX_W_0F3A30_P_2_LEN_0 */ |
ab4e4ed5 AF |
11626 | { MOD_TABLE (MOD_VEX_W_0_0F3A30_P_2_LEN_0) }, |
11627 | { MOD_TABLE (MOD_VEX_W_1_0F3A30_P_2_LEN_0) }, | |
43234a1e L |
11628 | }, |
11629 | { | |
1ba585e8 | 11630 | /* VEX_W_0F3A31_P_2_LEN_0 */ |
ab4e4ed5 AF |
11631 | { MOD_TABLE (MOD_VEX_W_0_0F3A31_P_2_LEN_0) }, |
11632 | { MOD_TABLE (MOD_VEX_W_1_0F3A31_P_2_LEN_0) }, | |
1ba585e8 IT |
11633 | }, |
11634 | { | |
11635 | /* VEX_W_0F3A32_P_2_LEN_0 */ | |
ab4e4ed5 AF |
11636 | { MOD_TABLE (MOD_VEX_W_0_0F3A32_P_2_LEN_0) }, |
11637 | { MOD_TABLE (MOD_VEX_W_1_0F3A32_P_2_LEN_0) }, | |
43234a1e | 11638 | }, |
1ba585e8 IT |
11639 | { |
11640 | /* VEX_W_0F3A33_P_2_LEN_0 */ | |
ab4e4ed5 AF |
11641 | { MOD_TABLE (MOD_VEX_W_0_0F3A33_P_2_LEN_0) }, |
11642 | { MOD_TABLE (MOD_VEX_W_1_0F3A33_P_2_LEN_0) }, | |
1ba585e8 | 11643 | }, |
6c30d220 L |
11644 | { |
11645 | /* VEX_W_0F3A38_P_2 */ | |
bf890a93 | 11646 | { "vinserti128", { XM, Vex256, EXxmm, Ib }, 0 }, |
6c30d220 L |
11647 | }, |
11648 | { | |
11649 | /* VEX_W_0F3A39_P_2 */ | |
bf890a93 | 11650 | { "vextracti128", { EXxmm, XM, Ib }, 0 }, |
6c30d220 | 11651 | }, |
9e30b8e0 | 11652 | { |
592a252b | 11653 | /* VEX_W_0F3A40_P_2 */ |
bf890a93 | 11654 | { "vdpps", { XM, Vex, EXx, Ib }, 0 }, |
9e30b8e0 L |
11655 | }, |
11656 | { | |
592a252b | 11657 | /* VEX_W_0F3A41_P_2 */ |
bf890a93 | 11658 | { "vdppd", { XM, Vex128, EXx, Ib }, 0 }, |
9e30b8e0 L |
11659 | }, |
11660 | { | |
592a252b | 11661 | /* VEX_W_0F3A42_P_2 */ |
bf890a93 | 11662 | { "vmpsadbw", { XM, Vex, EXx, Ib }, 0 }, |
9e30b8e0 L |
11663 | }, |
11664 | { | |
592a252b | 11665 | /* VEX_W_0F3A44_P_2 */ |
bf890a93 | 11666 | { "vpclmulqdq", { XM, Vex128, EXx, PCLMUL }, 0 }, |
9e30b8e0 | 11667 | }, |
6c30d220 L |
11668 | { |
11669 | /* VEX_W_0F3A46_P_2 */ | |
bf890a93 | 11670 | { "vperm2i128", { XM, Vex256, EXx, Ib }, 0 }, |
6c30d220 | 11671 | }, |
a683cc34 | 11672 | { |
592a252b | 11673 | /* VEX_W_0F3A48_P_2 */ |
bf890a93 IT |
11674 | { "vpermil2ps", { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 }, |
11675 | { "vpermil2ps", { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 }, | |
a683cc34 SP |
11676 | }, |
11677 | { | |
592a252b | 11678 | /* VEX_W_0F3A49_P_2 */ |
bf890a93 IT |
11679 | { "vpermil2pd", { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 }, |
11680 | { "vpermil2pd", { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 }, | |
a683cc34 | 11681 | }, |
9e30b8e0 | 11682 | { |
592a252b | 11683 | /* VEX_W_0F3A4A_P_2 */ |
bf890a93 | 11684 | { "vblendvps", { XM, Vex, EXx, XMVexI4 }, 0 }, |
9e30b8e0 L |
11685 | }, |
11686 | { | |
592a252b | 11687 | /* VEX_W_0F3A4B_P_2 */ |
bf890a93 | 11688 | { "vblendvpd", { XM, Vex, EXx, XMVexI4 }, 0 }, |
9e30b8e0 L |
11689 | }, |
11690 | { | |
592a252b | 11691 | /* VEX_W_0F3A4C_P_2 */ |
bf890a93 | 11692 | { "vpblendvb", { XM, Vex, EXx, XMVexI4 }, 0 }, |
9e30b8e0 L |
11693 | }, |
11694 | { | |
592a252b | 11695 | /* VEX_W_0F3A60_P_2 */ |
bf890a93 | 11696 | { "vpcmpestrm", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
11697 | }, |
11698 | { | |
592a252b | 11699 | /* VEX_W_0F3A61_P_2 */ |
bf890a93 | 11700 | { "vpcmpestri", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
11701 | }, |
11702 | { | |
592a252b | 11703 | /* VEX_W_0F3A62_P_2 */ |
bf890a93 | 11704 | { "vpcmpistrm", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
11705 | }, |
11706 | { | |
592a252b | 11707 | /* VEX_W_0F3A63_P_2 */ |
bf890a93 | 11708 | { "vpcmpistri", { XM, EXx, Ib }, 0 }, |
9e30b8e0 L |
11709 | }, |
11710 | { | |
592a252b | 11711 | /* VEX_W_0F3ADF_P_2 */ |
bf890a93 | 11712 | { "vaeskeygenassist", { XM, EXx, Ib }, 0 }, |
9e30b8e0 | 11713 | }, |
43234a1e L |
11714 | #define NEED_VEX_W_TABLE |
11715 | #include "i386-dis-evex.h" | |
11716 | #undef NEED_VEX_W_TABLE | |
9e30b8e0 L |
11717 | }; |
11718 | ||
11719 | static const struct dis386 mod_table[][2] = { | |
11720 | { | |
11721 | /* MOD_8D */ | |
bf890a93 | 11722 | { "leaS", { Gv, M }, 0 }, |
9e30b8e0 | 11723 | }, |
42164a71 L |
11724 | { |
11725 | /* MOD_C6_REG_7 */ | |
11726 | { Bad_Opcode }, | |
11727 | { RM_TABLE (RM_C6_REG_7) }, | |
11728 | }, | |
11729 | { | |
11730 | /* MOD_C7_REG_7 */ | |
11731 | { Bad_Opcode }, | |
11732 | { RM_TABLE (RM_C7_REG_7) }, | |
11733 | }, | |
4a357820 MZ |
11734 | { |
11735 | /* MOD_FF_REG_3 */ | |
a72d2af2 | 11736 | { "Jcall^", { indirEp }, 0 }, |
4a357820 MZ |
11737 | }, |
11738 | { | |
11739 | /* MOD_FF_REG_5 */ | |
a72d2af2 | 11740 | { "Jjmp^", { indirEp }, 0 }, |
4a357820 | 11741 | }, |
9e30b8e0 L |
11742 | { |
11743 | /* MOD_0F01_REG_0 */ | |
11744 | { X86_64_TABLE (X86_64_0F01_REG_0) }, | |
11745 | { RM_TABLE (RM_0F01_REG_0) }, | |
11746 | }, | |
11747 | { | |
11748 | /* MOD_0F01_REG_1 */ | |
11749 | { X86_64_TABLE (X86_64_0F01_REG_1) }, | |
11750 | { RM_TABLE (RM_0F01_REG_1) }, | |
11751 | }, | |
11752 | { | |
11753 | /* MOD_0F01_REG_2 */ | |
11754 | { X86_64_TABLE (X86_64_0F01_REG_2) }, | |
11755 | { RM_TABLE (RM_0F01_REG_2) }, | |
11756 | }, | |
11757 | { | |
11758 | /* MOD_0F01_REG_3 */ | |
11759 | { X86_64_TABLE (X86_64_0F01_REG_3) }, | |
11760 | { RM_TABLE (RM_0F01_REG_3) }, | |
11761 | }, | |
8eab4136 L |
11762 | { |
11763 | /* MOD_0F01_REG_5 */ | |
11764 | { Bad_Opcode }, | |
11765 | { RM_TABLE (RM_0F01_REG_5) }, | |
11766 | }, | |
9e30b8e0 L |
11767 | { |
11768 | /* MOD_0F01_REG_7 */ | |
bf890a93 | 11769 | { "invlpg", { Mb }, 0 }, |
9e30b8e0 L |
11770 | { RM_TABLE (RM_0F01_REG_7) }, |
11771 | }, | |
11772 | { | |
11773 | /* MOD_0F12_PREFIX_0 */ | |
507bd325 L |
11774 | { "movlps", { XM, EXq }, PREFIX_OPCODE }, |
11775 | { "movhlps", { XM, EXq }, PREFIX_OPCODE }, | |
9e30b8e0 L |
11776 | }, |
11777 | { | |
11778 | /* MOD_0F13 */ | |
507bd325 | 11779 | { "movlpX", { EXq, XM }, PREFIX_OPCODE }, |
9e30b8e0 L |
11780 | }, |
11781 | { | |
11782 | /* MOD_0F16_PREFIX_0 */ | |
bf890a93 IT |
11783 | { "movhps", { XM, EXq }, 0 }, |
11784 | { "movlhps", { XM, EXq }, 0 }, | |
9e30b8e0 L |
11785 | }, |
11786 | { | |
11787 | /* MOD_0F17 */ | |
507bd325 | 11788 | { "movhpX", { EXq, XM }, PREFIX_OPCODE }, |
9e30b8e0 L |
11789 | }, |
11790 | { | |
11791 | /* MOD_0F18_REG_0 */ | |
bf890a93 | 11792 | { "prefetchnta", { Mb }, 0 }, |
9e30b8e0 L |
11793 | }, |
11794 | { | |
11795 | /* MOD_0F18_REG_1 */ | |
bf890a93 | 11796 | { "prefetcht0", { Mb }, 0 }, |
9e30b8e0 L |
11797 | }, |
11798 | { | |
11799 | /* MOD_0F18_REG_2 */ | |
bf890a93 | 11800 | { "prefetcht1", { Mb }, 0 }, |
9e30b8e0 L |
11801 | }, |
11802 | { | |
11803 | /* MOD_0F18_REG_3 */ | |
bf890a93 | 11804 | { "prefetcht2", { Mb }, 0 }, |
9e30b8e0 | 11805 | }, |
d7189fa5 RM |
11806 | { |
11807 | /* MOD_0F18_REG_4 */ | |
bf890a93 | 11808 | { "nop/reserved", { Mb }, 0 }, |
d7189fa5 RM |
11809 | }, |
11810 | { | |
11811 | /* MOD_0F18_REG_5 */ | |
bf890a93 | 11812 | { "nop/reserved", { Mb }, 0 }, |
d7189fa5 RM |
11813 | }, |
11814 | { | |
11815 | /* MOD_0F18_REG_6 */ | |
bf890a93 | 11816 | { "nop/reserved", { Mb }, 0 }, |
d7189fa5 RM |
11817 | }, |
11818 | { | |
11819 | /* MOD_0F18_REG_7 */ | |
bf890a93 | 11820 | { "nop/reserved", { Mb }, 0 }, |
d7189fa5 | 11821 | }, |
7e8b059b L |
11822 | { |
11823 | /* MOD_0F1A_PREFIX_0 */ | |
bf890a93 IT |
11824 | { "bndldx", { Gbnd, Ev_bnd }, 0 }, |
11825 | { "nopQ", { Ev }, 0 }, | |
7e8b059b L |
11826 | }, |
11827 | { | |
11828 | /* MOD_0F1B_PREFIX_0 */ | |
bf890a93 IT |
11829 | { "bndstx", { Ev_bnd, Gbnd }, 0 }, |
11830 | { "nopQ", { Ev }, 0 }, | |
7e8b059b L |
11831 | }, |
11832 | { | |
11833 | /* MOD_0F1B_PREFIX_1 */ | |
bf890a93 IT |
11834 | { "bndmk", { Gbnd, Ev_bnd }, 0 }, |
11835 | { "nopQ", { Ev }, 0 }, | |
7e8b059b | 11836 | }, |
b844680a | 11837 | { |
92fddf8e | 11838 | /* MOD_0F24 */ |
7bb15c6f | 11839 | { Bad_Opcode }, |
bf890a93 | 11840 | { "movL", { Rd, Td }, 0 }, |
b844680a L |
11841 | }, |
11842 | { | |
92fddf8e | 11843 | /* MOD_0F26 */ |
592d1631 | 11844 | { Bad_Opcode }, |
bf890a93 | 11845 | { "movL", { Td, Rd }, 0 }, |
b844680a | 11846 | }, |
75c135a8 L |
11847 | { |
11848 | /* MOD_0F2B_PREFIX_0 */ | |
507bd325 | 11849 | {"movntps", { Mx, XM }, PREFIX_OPCODE }, |
75c135a8 L |
11850 | }, |
11851 | { | |
11852 | /* MOD_0F2B_PREFIX_1 */ | |
507bd325 | 11853 | {"movntss", { Md, XM }, PREFIX_OPCODE }, |
75c135a8 L |
11854 | }, |
11855 | { | |
11856 | /* MOD_0F2B_PREFIX_2 */ | |
507bd325 | 11857 | {"movntpd", { Mx, XM }, PREFIX_OPCODE }, |
75c135a8 L |
11858 | }, |
11859 | { | |
11860 | /* MOD_0F2B_PREFIX_3 */ | |
507bd325 | 11861 | {"movntsd", { Mq, XM }, PREFIX_OPCODE }, |
75c135a8 L |
11862 | }, |
11863 | { | |
11864 | /* MOD_0F51 */ | |
592d1631 | 11865 | { Bad_Opcode }, |
507bd325 | 11866 | { "movmskpX", { Gdq, XS }, PREFIX_OPCODE }, |
75c135a8 | 11867 | }, |
b844680a | 11868 | { |
1ceb70f8 | 11869 | /* MOD_0F71_REG_2 */ |
592d1631 | 11870 | { Bad_Opcode }, |
bf890a93 | 11871 | { "psrlw", { MS, Ib }, 0 }, |
b844680a L |
11872 | }, |
11873 | { | |
1ceb70f8 | 11874 | /* MOD_0F71_REG_4 */ |
592d1631 | 11875 | { Bad_Opcode }, |
bf890a93 | 11876 | { "psraw", { MS, Ib }, 0 }, |
b844680a L |
11877 | }, |
11878 | { | |
1ceb70f8 | 11879 | /* MOD_0F71_REG_6 */ |
592d1631 | 11880 | { Bad_Opcode }, |
bf890a93 | 11881 | { "psllw", { MS, Ib }, 0 }, |
b844680a L |
11882 | }, |
11883 | { | |
1ceb70f8 | 11884 | /* MOD_0F72_REG_2 */ |
592d1631 | 11885 | { Bad_Opcode }, |
bf890a93 | 11886 | { "psrld", { MS, Ib }, 0 }, |
b844680a L |
11887 | }, |
11888 | { | |
1ceb70f8 | 11889 | /* MOD_0F72_REG_4 */ |
592d1631 | 11890 | { Bad_Opcode }, |
bf890a93 | 11891 | { "psrad", { MS, Ib }, 0 }, |
b844680a L |
11892 | }, |
11893 | { | |
1ceb70f8 | 11894 | /* MOD_0F72_REG_6 */ |
592d1631 | 11895 | { Bad_Opcode }, |
bf890a93 | 11896 | { "pslld", { MS, Ib }, 0 }, |
b844680a L |
11897 | }, |
11898 | { | |
1ceb70f8 | 11899 | /* MOD_0F73_REG_2 */ |
592d1631 | 11900 | { Bad_Opcode }, |
bf890a93 | 11901 | { "psrlq", { MS, Ib }, 0 }, |
b844680a L |
11902 | }, |
11903 | { | |
1ceb70f8 | 11904 | /* MOD_0F73_REG_3 */ |
592d1631 | 11905 | { Bad_Opcode }, |
c0f3af97 L |
11906 | { PREFIX_TABLE (PREFIX_0F73_REG_3) }, |
11907 | }, | |
11908 | { | |
11909 | /* MOD_0F73_REG_6 */ | |
592d1631 | 11910 | { Bad_Opcode }, |
bf890a93 | 11911 | { "psllq", { MS, Ib }, 0 }, |
c0f3af97 L |
11912 | }, |
11913 | { | |
11914 | /* MOD_0F73_REG_7 */ | |
592d1631 | 11915 | { Bad_Opcode }, |
c0f3af97 L |
11916 | { PREFIX_TABLE (PREFIX_0F73_REG_7) }, |
11917 | }, | |
11918 | { | |
11919 | /* MOD_0FAE_REG_0 */ | |
bf890a93 | 11920 | { "fxsave", { FXSAVE }, 0 }, |
c7b8aa3a | 11921 | { PREFIX_TABLE (PREFIX_0FAE_REG_0) }, |
c0f3af97 L |
11922 | }, |
11923 | { | |
11924 | /* MOD_0FAE_REG_1 */ | |
bf890a93 | 11925 | { "fxrstor", { FXSAVE }, 0 }, |
c7b8aa3a | 11926 | { PREFIX_TABLE (PREFIX_0FAE_REG_1) }, |
c0f3af97 L |
11927 | }, |
11928 | { | |
11929 | /* MOD_0FAE_REG_2 */ | |
bf890a93 | 11930 | { "ldmxcsr", { Md }, 0 }, |
c7b8aa3a | 11931 | { PREFIX_TABLE (PREFIX_0FAE_REG_2) }, |
c0f3af97 L |
11932 | }, |
11933 | { | |
11934 | /* MOD_0FAE_REG_3 */ | |
bf890a93 | 11935 | { "stmxcsr", { Md }, 0 }, |
c7b8aa3a | 11936 | { PREFIX_TABLE (PREFIX_0FAE_REG_3) }, |
c0f3af97 L |
11937 | }, |
11938 | { | |
11939 | /* MOD_0FAE_REG_4 */ | |
6b40c462 L |
11940 | { PREFIX_TABLE (PREFIX_MOD_0_0FAE_REG_4) }, |
11941 | { PREFIX_TABLE (PREFIX_MOD_3_0FAE_REG_4) }, | |
c0f3af97 L |
11942 | }, |
11943 | { | |
11944 | /* MOD_0FAE_REG_5 */ | |
bf890a93 | 11945 | { "xrstor", { FXSAVE }, 0 }, |
c0f3af97 L |
11946 | { RM_TABLE (RM_0FAE_REG_5) }, |
11947 | }, | |
11948 | { | |
11949 | /* MOD_0FAE_REG_6 */ | |
c5e7287a | 11950 | { PREFIX_TABLE (PREFIX_0FAE_REG_6) }, |
c0f3af97 L |
11951 | { RM_TABLE (RM_0FAE_REG_6) }, |
11952 | }, | |
11953 | { | |
11954 | /* MOD_0FAE_REG_7 */ | |
963f3586 | 11955 | { PREFIX_TABLE (PREFIX_0FAE_REG_7) }, |
c0f3af97 L |
11956 | { RM_TABLE (RM_0FAE_REG_7) }, |
11957 | }, | |
11958 | { | |
11959 | /* MOD_0FB2 */ | |
bf890a93 | 11960 | { "lssS", { Gv, Mp }, 0 }, |
c0f3af97 L |
11961 | }, |
11962 | { | |
11963 | /* MOD_0FB4 */ | |
bf890a93 | 11964 | { "lfsS", { Gv, Mp }, 0 }, |
c0f3af97 L |
11965 | }, |
11966 | { | |
11967 | /* MOD_0FB5 */ | |
bf890a93 | 11968 | { "lgsS", { Gv, Mp }, 0 }, |
c0f3af97 | 11969 | }, |
a8484f96 L |
11970 | { |
11971 | /* MOD_0FC3 */ | |
11972 | { PREFIX_TABLE (PREFIX_MOD_0_0FC3) }, | |
11973 | }, | |
963f3586 IT |
11974 | { |
11975 | /* MOD_0FC7_REG_3 */ | |
a8484f96 | 11976 | { "xrstors", { FXSAVE }, 0 }, |
963f3586 IT |
11977 | }, |
11978 | { | |
11979 | /* MOD_0FC7_REG_4 */ | |
bf890a93 | 11980 | { "xsavec", { FXSAVE }, 0 }, |
963f3586 IT |
11981 | }, |
11982 | { | |
11983 | /* MOD_0FC7_REG_5 */ | |
bf890a93 | 11984 | { "xsaves", { FXSAVE }, 0 }, |
963f3586 | 11985 | }, |
c0f3af97 L |
11986 | { |
11987 | /* MOD_0FC7_REG_6 */ | |
f24bcbaa L |
11988 | { PREFIX_TABLE (PREFIX_MOD_0_0FC7_REG_6) }, |
11989 | { PREFIX_TABLE (PREFIX_MOD_3_0FC7_REG_6) } | |
c0f3af97 L |
11990 | }, |
11991 | { | |
11992 | /* MOD_0FC7_REG_7 */ | |
bf890a93 | 11993 | { "vmptrst", { Mq }, 0 }, |
f24bcbaa | 11994 | { PREFIX_TABLE (PREFIX_MOD_3_0FC7_REG_7) } |
c0f3af97 L |
11995 | }, |
11996 | { | |
11997 | /* MOD_0FD7 */ | |
592d1631 | 11998 | { Bad_Opcode }, |
bf890a93 | 11999 | { "pmovmskb", { Gdq, MS }, 0 }, |
c0f3af97 L |
12000 | }, |
12001 | { | |
12002 | /* MOD_0FE7_PREFIX_2 */ | |
bf890a93 | 12003 | { "movntdq", { Mx, XM }, 0 }, |
c0f3af97 L |
12004 | }, |
12005 | { | |
12006 | /* MOD_0FF0_PREFIX_3 */ | |
bf890a93 | 12007 | { "lddqu", { XM, M }, 0 }, |
c0f3af97 L |
12008 | }, |
12009 | { | |
12010 | /* MOD_0F382A_PREFIX_2 */ | |
bf890a93 | 12011 | { "movntdqa", { XM, Mx }, 0 }, |
c0f3af97 L |
12012 | }, |
12013 | { | |
12014 | /* MOD_62_32BIT */ | |
bf890a93 | 12015 | { "bound{S|}", { Gv, Ma }, 0 }, |
43234a1e | 12016 | { EVEX_TABLE (EVEX_0F) }, |
c0f3af97 L |
12017 | }, |
12018 | { | |
12019 | /* MOD_C4_32BIT */ | |
bf890a93 | 12020 | { "lesS", { Gv, Mp }, 0 }, |
c0f3af97 L |
12021 | { VEX_C4_TABLE (VEX_0F) }, |
12022 | }, | |
12023 | { | |
12024 | /* MOD_C5_32BIT */ | |
bf890a93 | 12025 | { "ldsS", { Gv, Mp }, 0 }, |
c0f3af97 L |
12026 | { VEX_C5_TABLE (VEX_0F) }, |
12027 | }, | |
12028 | { | |
592a252b L |
12029 | /* MOD_VEX_0F12_PREFIX_0 */ |
12030 | { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_0) }, | |
12031 | { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_1) }, | |
c0f3af97 L |
12032 | }, |
12033 | { | |
592a252b L |
12034 | /* MOD_VEX_0F13 */ |
12035 | { VEX_LEN_TABLE (VEX_LEN_0F13_M_0) }, | |
c0f3af97 L |
12036 | }, |
12037 | { | |
592a252b L |
12038 | /* MOD_VEX_0F16_PREFIX_0 */ |
12039 | { VEX_LEN_TABLE (VEX_LEN_0F16_P_0_M_0) }, | |
12040 | { VEX_LEN_TABLE (VEX_LEN_0F16_P_0_M_1) }, | |
c0f3af97 L |
12041 | }, |
12042 | { | |
592a252b L |
12043 | /* MOD_VEX_0F17 */ |
12044 | { VEX_LEN_TABLE (VEX_LEN_0F17_M_0) }, | |
c0f3af97 L |
12045 | }, |
12046 | { | |
592a252b L |
12047 | /* MOD_VEX_0F2B */ |
12048 | { VEX_W_TABLE (VEX_W_0F2B_M_0) }, | |
c0f3af97 | 12049 | }, |
ab4e4ed5 AF |
12050 | { |
12051 | /* MOD_VEX_W_0_0F41_P_0_LEN_1 */ | |
12052 | { Bad_Opcode }, | |
12053 | { "kandw", { MaskG, MaskVex, MaskR }, 0 }, | |
12054 | }, | |
12055 | { | |
12056 | /* MOD_VEX_W_1_0F41_P_0_LEN_1 */ | |
12057 | { Bad_Opcode }, | |
12058 | { "kandq", { MaskG, MaskVex, MaskR }, 0 }, | |
12059 | }, | |
12060 | { | |
12061 | /* MOD_VEX_W_0_0F41_P_2_LEN_1 */ | |
12062 | { Bad_Opcode }, | |
12063 | { "kandb", { MaskG, MaskVex, MaskR }, 0 }, | |
12064 | }, | |
12065 | { | |
12066 | /* MOD_VEX_W_1_0F41_P_2_LEN_1 */ | |
12067 | { Bad_Opcode }, | |
12068 | { "kandd", { MaskG, MaskVex, MaskR }, 0 }, | |
12069 | }, | |
12070 | { | |
12071 | /* MOD_VEX_W_0_0F42_P_0_LEN_1 */ | |
12072 | { Bad_Opcode }, | |
12073 | { "kandnw", { MaskG, MaskVex, MaskR }, 0 }, | |
12074 | }, | |
12075 | { | |
12076 | /* MOD_VEX_W_1_0F42_P_0_LEN_1 */ | |
12077 | { Bad_Opcode }, | |
12078 | { "kandnq", { MaskG, MaskVex, MaskR }, 0 }, | |
12079 | }, | |
12080 | { | |
12081 | /* MOD_VEX_W_0_0F42_P_2_LEN_1 */ | |
12082 | { Bad_Opcode }, | |
12083 | { "kandnb", { MaskG, MaskVex, MaskR }, 0 }, | |
12084 | }, | |
12085 | { | |
12086 | /* MOD_VEX_W_1_0F42_P_2_LEN_1 */ | |
12087 | { Bad_Opcode }, | |
12088 | { "kandnd", { MaskG, MaskVex, MaskR }, 0 }, | |
12089 | }, | |
12090 | { | |
12091 | /* MOD_VEX_W_0_0F44_P_0_LEN_0 */ | |
12092 | { Bad_Opcode }, | |
12093 | { "knotw", { MaskG, MaskR }, 0 }, | |
12094 | }, | |
12095 | { | |
12096 | /* MOD_VEX_W_1_0F44_P_0_LEN_0 */ | |
12097 | { Bad_Opcode }, | |
12098 | { "knotq", { MaskG, MaskR }, 0 }, | |
12099 | }, | |
12100 | { | |
12101 | /* MOD_VEX_W_0_0F44_P_2_LEN_0 */ | |
12102 | { Bad_Opcode }, | |
12103 | { "knotb", { MaskG, MaskR }, 0 }, | |
12104 | }, | |
12105 | { | |
12106 | /* MOD_VEX_W_1_0F44_P_2_LEN_0 */ | |
12107 | { Bad_Opcode }, | |
12108 | { "knotd", { MaskG, MaskR }, 0 }, | |
12109 | }, | |
12110 | { | |
12111 | /* MOD_VEX_W_0_0F45_P_0_LEN_1 */ | |
12112 | { Bad_Opcode }, | |
12113 | { "korw", { MaskG, MaskVex, MaskR }, 0 }, | |
12114 | }, | |
12115 | { | |
12116 | /* MOD_VEX_W_1_0F45_P_0_LEN_1 */ | |
12117 | { Bad_Opcode }, | |
12118 | { "korq", { MaskG, MaskVex, MaskR }, 0 }, | |
12119 | }, | |
12120 | { | |
12121 | /* MOD_VEX_W_0_0F45_P_2_LEN_1 */ | |
12122 | { Bad_Opcode }, | |
12123 | { "korb", { MaskG, MaskVex, MaskR }, 0 }, | |
12124 | }, | |
12125 | { | |
12126 | /* MOD_VEX_W_1_0F45_P_2_LEN_1 */ | |
12127 | { Bad_Opcode }, | |
12128 | { "kord", { MaskG, MaskVex, MaskR }, 0 }, | |
12129 | }, | |
12130 | { | |
12131 | /* MOD_VEX_W_0_0F46_P_0_LEN_1 */ | |
12132 | { Bad_Opcode }, | |
12133 | { "kxnorw", { MaskG, MaskVex, MaskR }, 0 }, | |
12134 | }, | |
12135 | { | |
12136 | /* MOD_VEX_W_1_0F46_P_0_LEN_1 */ | |
12137 | { Bad_Opcode }, | |
12138 | { "kxnorq", { MaskG, MaskVex, MaskR }, 0 }, | |
12139 | }, | |
12140 | { | |
12141 | /* MOD_VEX_W_0_0F46_P_2_LEN_1 */ | |
12142 | { Bad_Opcode }, | |
12143 | { "kxnorb", { MaskG, MaskVex, MaskR }, 0 }, | |
12144 | }, | |
12145 | { | |
12146 | /* MOD_VEX_W_1_0F46_P_2_LEN_1 */ | |
12147 | { Bad_Opcode }, | |
12148 | { "kxnord", { MaskG, MaskVex, MaskR }, 0 }, | |
12149 | }, | |
12150 | { | |
12151 | /* MOD_VEX_W_0_0F47_P_0_LEN_1 */ | |
12152 | { Bad_Opcode }, | |
12153 | { "kxorw", { MaskG, MaskVex, MaskR }, 0 }, | |
12154 | }, | |
12155 | { | |
12156 | /* MOD_VEX_W_1_0F47_P_0_LEN_1 */ | |
12157 | { Bad_Opcode }, | |
12158 | { "kxorq", { MaskG, MaskVex, MaskR }, 0 }, | |
12159 | }, | |
12160 | { | |
12161 | /* MOD_VEX_W_0_0F47_P_2_LEN_1 */ | |
12162 | { Bad_Opcode }, | |
12163 | { "kxorb", { MaskG, MaskVex, MaskR }, 0 }, | |
12164 | }, | |
12165 | { | |
12166 | /* MOD_VEX_W_1_0F47_P_2_LEN_1 */ | |
12167 | { Bad_Opcode }, | |
12168 | { "kxord", { MaskG, MaskVex, MaskR }, 0 }, | |
12169 | }, | |
12170 | { | |
12171 | /* MOD_VEX_W_0_0F4A_P_0_LEN_1 */ | |
12172 | { Bad_Opcode }, | |
12173 | { "kaddw", { MaskG, MaskVex, MaskR }, 0 }, | |
12174 | }, | |
12175 | { | |
12176 | /* MOD_VEX_W_1_0F4A_P_0_LEN_1 */ | |
12177 | { Bad_Opcode }, | |
12178 | { "kaddq", { MaskG, MaskVex, MaskR }, 0 }, | |
12179 | }, | |
12180 | { | |
12181 | /* MOD_VEX_W_0_0F4A_P_2_LEN_1 */ | |
12182 | { Bad_Opcode }, | |
12183 | { "kaddb", { MaskG, MaskVex, MaskR }, 0 }, | |
12184 | }, | |
12185 | { | |
12186 | /* MOD_VEX_W_1_0F4A_P_2_LEN_1 */ | |
12187 | { Bad_Opcode }, | |
12188 | { "kaddd", { MaskG, MaskVex, MaskR }, 0 }, | |
12189 | }, | |
12190 | { | |
12191 | /* MOD_VEX_W_0_0F4B_P_0_LEN_1 */ | |
12192 | { Bad_Opcode }, | |
12193 | { "kunpckwd", { MaskG, MaskVex, MaskR }, 0 }, | |
12194 | }, | |
12195 | { | |
12196 | /* MOD_VEX_W_1_0F4B_P_0_LEN_1 */ | |
12197 | { Bad_Opcode }, | |
12198 | { "kunpckdq", { MaskG, MaskVex, MaskR }, 0 }, | |
12199 | }, | |
12200 | { | |
12201 | /* MOD_VEX_W_0_0F4B_P_2_LEN_1 */ | |
12202 | { Bad_Opcode }, | |
12203 | { "kunpckbw", { MaskG, MaskVex, MaskR }, 0 }, | |
12204 | }, | |
c0f3af97 | 12205 | { |
592a252b | 12206 | /* MOD_VEX_0F50 */ |
592d1631 | 12207 | { Bad_Opcode }, |
592a252b | 12208 | { VEX_W_TABLE (VEX_W_0F50_M_0) }, |
c0f3af97 L |
12209 | }, |
12210 | { | |
592a252b | 12211 | /* MOD_VEX_0F71_REG_2 */ |
592d1631 | 12212 | { Bad_Opcode }, |
592a252b | 12213 | { PREFIX_TABLE (PREFIX_VEX_0F71_REG_2) }, |
b844680a L |
12214 | }, |
12215 | { | |
592a252b | 12216 | /* MOD_VEX_0F71_REG_4 */ |
592d1631 | 12217 | { Bad_Opcode }, |
592a252b | 12218 | { PREFIX_TABLE (PREFIX_VEX_0F71_REG_4) }, |
b844680a L |
12219 | }, |
12220 | { | |
592a252b | 12221 | /* MOD_VEX_0F71_REG_6 */ |
592d1631 | 12222 | { Bad_Opcode }, |
592a252b | 12223 | { PREFIX_TABLE (PREFIX_VEX_0F71_REG_6) }, |
b844680a L |
12224 | }, |
12225 | { | |
592a252b | 12226 | /* MOD_VEX_0F72_REG_2 */ |
592d1631 | 12227 | { Bad_Opcode }, |
592a252b | 12228 | { PREFIX_TABLE (PREFIX_VEX_0F72_REG_2) }, |
b844680a | 12229 | }, |
d8faab4e | 12230 | { |
592a252b | 12231 | /* MOD_VEX_0F72_REG_4 */ |
592d1631 | 12232 | { Bad_Opcode }, |
592a252b | 12233 | { PREFIX_TABLE (PREFIX_VEX_0F72_REG_4) }, |
d8faab4e L |
12234 | }, |
12235 | { | |
592a252b | 12236 | /* MOD_VEX_0F72_REG_6 */ |
592d1631 | 12237 | { Bad_Opcode }, |
592a252b | 12238 | { PREFIX_TABLE (PREFIX_VEX_0F72_REG_6) }, |
d8faab4e | 12239 | }, |
876d4bfa | 12240 | { |
592a252b | 12241 | /* MOD_VEX_0F73_REG_2 */ |
592d1631 | 12242 | { Bad_Opcode }, |
592a252b | 12243 | { PREFIX_TABLE (PREFIX_VEX_0F73_REG_2) }, |
876d4bfa L |
12244 | }, |
12245 | { | |
592a252b | 12246 | /* MOD_VEX_0F73_REG_3 */ |
592d1631 | 12247 | { Bad_Opcode }, |
592a252b | 12248 | { PREFIX_TABLE (PREFIX_VEX_0F73_REG_3) }, |
475a2301 L |
12249 | }, |
12250 | { | |
592a252b | 12251 | /* MOD_VEX_0F73_REG_6 */ |
592d1631 | 12252 | { Bad_Opcode }, |
592a252b | 12253 | { PREFIX_TABLE (PREFIX_VEX_0F73_REG_6) }, |
876d4bfa L |
12254 | }, |
12255 | { | |
592a252b | 12256 | /* MOD_VEX_0F73_REG_7 */ |
592d1631 | 12257 | { Bad_Opcode }, |
592a252b | 12258 | { PREFIX_TABLE (PREFIX_VEX_0F73_REG_7) }, |
876d4bfa | 12259 | }, |
ab4e4ed5 AF |
12260 | { |
12261 | /* MOD_VEX_W_0_0F91_P_0_LEN_0 */ | |
12262 | { "kmovw", { Ew, MaskG }, 0 }, | |
12263 | { Bad_Opcode }, | |
12264 | }, | |
12265 | { | |
12266 | /* MOD_VEX_W_0_0F91_P_0_LEN_0 */ | |
12267 | { "kmovq", { Eq, MaskG }, 0 }, | |
12268 | { Bad_Opcode }, | |
12269 | }, | |
12270 | { | |
12271 | /* MOD_VEX_W_0_0F91_P_2_LEN_0 */ | |
12272 | { "kmovb", { Eb, MaskG }, 0 }, | |
12273 | { Bad_Opcode }, | |
12274 | }, | |
12275 | { | |
12276 | /* MOD_VEX_W_0_0F91_P_2_LEN_0 */ | |
12277 | { "kmovd", { Ed, MaskG }, 0 }, | |
12278 | { Bad_Opcode }, | |
12279 | }, | |
12280 | { | |
12281 | /* MOD_VEX_W_0_0F92_P_0_LEN_0 */ | |
12282 | { Bad_Opcode }, | |
12283 | { "kmovw", { MaskG, Rdq }, 0 }, | |
12284 | }, | |
12285 | { | |
12286 | /* MOD_VEX_W_0_0F92_P_2_LEN_0 */ | |
12287 | { Bad_Opcode }, | |
12288 | { "kmovb", { MaskG, Rdq }, 0 }, | |
12289 | }, | |
12290 | { | |
12291 | /* MOD_VEX_W_0_0F92_P_3_LEN_0 */ | |
12292 | { Bad_Opcode }, | |
12293 | { "kmovd", { MaskG, Rdq }, 0 }, | |
12294 | }, | |
12295 | { | |
12296 | /* MOD_VEX_W_1_0F92_P_3_LEN_0 */ | |
12297 | { Bad_Opcode }, | |
12298 | { "kmovq", { MaskG, Rdq }, 0 }, | |
12299 | }, | |
12300 | { | |
12301 | /* MOD_VEX_W_0_0F93_P_0_LEN_0 */ | |
12302 | { Bad_Opcode }, | |
12303 | { "kmovw", { Gdq, MaskR }, 0 }, | |
12304 | }, | |
12305 | { | |
12306 | /* MOD_VEX_W_0_0F93_P_2_LEN_0 */ | |
12307 | { Bad_Opcode }, | |
12308 | { "kmovb", { Gdq, MaskR }, 0 }, | |
12309 | }, | |
12310 | { | |
12311 | /* MOD_VEX_W_0_0F93_P_3_LEN_0 */ | |
12312 | { Bad_Opcode }, | |
12313 | { "kmovd", { Gdq, MaskR }, 0 }, | |
12314 | }, | |
12315 | { | |
12316 | /* MOD_VEX_W_1_0F93_P_3_LEN_0 */ | |
12317 | { Bad_Opcode }, | |
12318 | { "kmovq", { Gdq, MaskR }, 0 }, | |
12319 | }, | |
12320 | { | |
12321 | /* MOD_VEX_W_0_0F98_P_0_LEN_0 */ | |
12322 | { Bad_Opcode }, | |
12323 | { "kortestw", { MaskG, MaskR }, 0 }, | |
12324 | }, | |
12325 | { | |
12326 | /* MOD_VEX_W_1_0F98_P_0_LEN_0 */ | |
12327 | { Bad_Opcode }, | |
12328 | { "kortestq", { MaskG, MaskR }, 0 }, | |
12329 | }, | |
12330 | { | |
12331 | /* MOD_VEX_W_0_0F98_P_2_LEN_0 */ | |
12332 | { Bad_Opcode }, | |
12333 | { "kortestb", { MaskG, MaskR }, 0 }, | |
12334 | }, | |
12335 | { | |
12336 | /* MOD_VEX_W_1_0F98_P_2_LEN_0 */ | |
12337 | { Bad_Opcode }, | |
12338 | { "kortestd", { MaskG, MaskR }, 0 }, | |
12339 | }, | |
12340 | { | |
12341 | /* MOD_VEX_W_0_0F99_P_0_LEN_0 */ | |
12342 | { Bad_Opcode }, | |
12343 | { "ktestw", { MaskG, MaskR }, 0 }, | |
12344 | }, | |
12345 | { | |
12346 | /* MOD_VEX_W_1_0F99_P_0_LEN_0 */ | |
12347 | { Bad_Opcode }, | |
12348 | { "ktestq", { MaskG, MaskR }, 0 }, | |
12349 | }, | |
12350 | { | |
12351 | /* MOD_VEX_W_0_0F99_P_2_LEN_0 */ | |
12352 | { Bad_Opcode }, | |
12353 | { "ktestb", { MaskG, MaskR }, 0 }, | |
12354 | }, | |
12355 | { | |
12356 | /* MOD_VEX_W_1_0F99_P_2_LEN_0 */ | |
12357 | { Bad_Opcode }, | |
12358 | { "ktestd", { MaskG, MaskR }, 0 }, | |
12359 | }, | |
876d4bfa | 12360 | { |
592a252b L |
12361 | /* MOD_VEX_0FAE_REG_2 */ |
12362 | { VEX_LEN_TABLE (VEX_LEN_0FAE_R_2_M_0) }, | |
876d4bfa | 12363 | }, |
bbedc832 | 12364 | { |
592a252b L |
12365 | /* MOD_VEX_0FAE_REG_3 */ |
12366 | { VEX_LEN_TABLE (VEX_LEN_0FAE_R_3_M_0) }, | |
bbedc832 | 12367 | }, |
144c41d9 | 12368 | { |
592a252b | 12369 | /* MOD_VEX_0FD7_PREFIX_2 */ |
592d1631 | 12370 | { Bad_Opcode }, |
6c30d220 | 12371 | { VEX_W_TABLE (VEX_W_0FD7_P_2_M_1) }, |
144c41d9 | 12372 | }, |
1afd85e3 | 12373 | { |
592a252b L |
12374 | /* MOD_VEX_0FE7_PREFIX_2 */ |
12375 | { VEX_W_TABLE (VEX_W_0FE7_P_2_M_0) }, | |
1afd85e3 L |
12376 | }, |
12377 | { | |
592a252b L |
12378 | /* MOD_VEX_0FF0_PREFIX_3 */ |
12379 | { VEX_W_TABLE (VEX_W_0FF0_P_3_M_0) }, | |
92fddf8e | 12380 | }, |
75c135a8 | 12381 | { |
592a252b L |
12382 | /* MOD_VEX_0F381A_PREFIX_2 */ |
12383 | { VEX_LEN_TABLE (VEX_LEN_0F381A_P_2_M_0) }, | |
75c135a8 | 12384 | }, |
1afd85e3 | 12385 | { |
592a252b | 12386 | /* MOD_VEX_0F382A_PREFIX_2 */ |
6c30d220 | 12387 | { VEX_W_TABLE (VEX_W_0F382A_P_2_M_0) }, |
1afd85e3 | 12388 | }, |
75c135a8 | 12389 | { |
592a252b L |
12390 | /* MOD_VEX_0F382C_PREFIX_2 */ |
12391 | { VEX_W_TABLE (VEX_W_0F382C_P_2_M_0) }, | |
75c135a8 | 12392 | }, |
1afd85e3 | 12393 | { |
592a252b L |
12394 | /* MOD_VEX_0F382D_PREFIX_2 */ |
12395 | { VEX_W_TABLE (VEX_W_0F382D_P_2_M_0) }, | |
1afd85e3 L |
12396 | }, |
12397 | { | |
592a252b L |
12398 | /* MOD_VEX_0F382E_PREFIX_2 */ |
12399 | { VEX_W_TABLE (VEX_W_0F382E_P_2_M_0) }, | |
1afd85e3 L |
12400 | }, |
12401 | { | |
592a252b L |
12402 | /* MOD_VEX_0F382F_PREFIX_2 */ |
12403 | { VEX_W_TABLE (VEX_W_0F382F_P_2_M_0) }, | |
1afd85e3 | 12404 | }, |
6c30d220 L |
12405 | { |
12406 | /* MOD_VEX_0F385A_PREFIX_2 */ | |
12407 | { VEX_LEN_TABLE (VEX_LEN_0F385A_P_2_M_0) }, | |
12408 | }, | |
12409 | { | |
12410 | /* MOD_VEX_0F388C_PREFIX_2 */ | |
bf890a93 | 12411 | { "vpmaskmov%LW", { XM, Vex, Mx }, 0 }, |
6c30d220 L |
12412 | }, |
12413 | { | |
12414 | /* MOD_VEX_0F388E_PREFIX_2 */ | |
bf890a93 | 12415 | { "vpmaskmov%LW", { Mx, Vex, XM }, 0 }, |
6c30d220 | 12416 | }, |
ab4e4ed5 AF |
12417 | { |
12418 | /* MOD_VEX_W_0_0F3A30_P_2_LEN_0 */ | |
12419 | { Bad_Opcode }, | |
12420 | { "kshiftrb", { MaskG, MaskR, Ib }, 0 }, | |
12421 | }, | |
12422 | { | |
12423 | /* MOD_VEX_W_1_0F3A30_P_2_LEN_0 */ | |
12424 | { Bad_Opcode }, | |
12425 | { "kshiftrw", { MaskG, MaskR, Ib }, 0 }, | |
12426 | }, | |
12427 | { | |
12428 | /* MOD_VEX_W_0_0F3A31_P_2_LEN_0 */ | |
12429 | { Bad_Opcode }, | |
12430 | { "kshiftrd", { MaskG, MaskR, Ib }, 0 }, | |
12431 | }, | |
12432 | { | |
12433 | /* MOD_VEX_W_1_0F3A31_P_2_LEN_0 */ | |
12434 | { Bad_Opcode }, | |
12435 | { "kshiftrq", { MaskG, MaskR, Ib }, 0 }, | |
12436 | }, | |
12437 | { | |
12438 | /* MOD_VEX_W_0_0F3A32_P_2_LEN_0 */ | |
12439 | { Bad_Opcode }, | |
12440 | { "kshiftlb", { MaskG, MaskR, Ib }, 0 }, | |
12441 | }, | |
12442 | { | |
12443 | /* MOD_VEX_W_1_0F3A32_P_2_LEN_0 */ | |
12444 | { Bad_Opcode }, | |
12445 | { "kshiftlw", { MaskG, MaskR, Ib }, 0 }, | |
12446 | }, | |
12447 | { | |
12448 | /* MOD_VEX_W_0_0F3A33_P_2_LEN_0 */ | |
12449 | { Bad_Opcode }, | |
12450 | { "kshiftld", { MaskG, MaskR, Ib }, 0 }, | |
12451 | }, | |
12452 | { | |
12453 | /* MOD_VEX_W_1_0F3A33_P_2_LEN_0 */ | |
12454 | { Bad_Opcode }, | |
12455 | { "kshiftlq", { MaskG, MaskR, Ib }, 0 }, | |
12456 | }, | |
43234a1e L |
12457 | #define NEED_MOD_TABLE |
12458 | #include "i386-dis-evex.h" | |
12459 | #undef NEED_MOD_TABLE | |
b844680a L |
12460 | }; |
12461 | ||
1ceb70f8 | 12462 | static const struct dis386 rm_table[][8] = { |
42164a71 L |
12463 | { |
12464 | /* RM_C6_REG_7 */ | |
bf890a93 | 12465 | { "xabort", { Skip_MODRM, Ib }, 0 }, |
42164a71 L |
12466 | }, |
12467 | { | |
12468 | /* RM_C7_REG_7 */ | |
bf890a93 | 12469 | { "xbeginT", { Skip_MODRM, Jv }, 0 }, |
42164a71 | 12470 | }, |
b844680a | 12471 | { |
1ceb70f8 | 12472 | /* RM_0F01_REG_0 */ |
592d1631 | 12473 | { Bad_Opcode }, |
bf890a93 IT |
12474 | { "vmcall", { Skip_MODRM }, 0 }, |
12475 | { "vmlaunch", { Skip_MODRM }, 0 }, | |
12476 | { "vmresume", { Skip_MODRM }, 0 }, | |
12477 | { "vmxoff", { Skip_MODRM }, 0 }, | |
b844680a L |
12478 | }, |
12479 | { | |
1ceb70f8 | 12480 | /* RM_0F01_REG_1 */ |
bf890a93 IT |
12481 | { "monitor", { { OP_Monitor, 0 } }, 0 }, |
12482 | { "mwait", { { OP_Mwait, 0 } }, 0 }, | |
12483 | { "clac", { Skip_MODRM }, 0 }, | |
12484 | { "stac", { Skip_MODRM }, 0 }, | |
2cf200a4 IT |
12485 | { Bad_Opcode }, |
12486 | { Bad_Opcode }, | |
12487 | { Bad_Opcode }, | |
bf890a93 | 12488 | { "encls", { Skip_MODRM }, 0 }, |
b844680a | 12489 | }, |
475a2301 L |
12490 | { |
12491 | /* RM_0F01_REG_2 */ | |
bf890a93 IT |
12492 | { "xgetbv", { Skip_MODRM }, 0 }, |
12493 | { "xsetbv", { Skip_MODRM }, 0 }, | |
8729a6f6 L |
12494 | { Bad_Opcode }, |
12495 | { Bad_Opcode }, | |
bf890a93 IT |
12496 | { "vmfunc", { Skip_MODRM }, 0 }, |
12497 | { "xend", { Skip_MODRM }, 0 }, | |
12498 | { "xtest", { Skip_MODRM }, 0 }, | |
12499 | { "enclu", { Skip_MODRM }, 0 }, | |
475a2301 | 12500 | }, |
b844680a | 12501 | { |
1ceb70f8 | 12502 | /* RM_0F01_REG_3 */ |
bf890a93 IT |
12503 | { "vmrun", { Skip_MODRM }, 0 }, |
12504 | { "vmmcall", { Skip_MODRM }, 0 }, | |
12505 | { "vmload", { Skip_MODRM }, 0 }, | |
12506 | { "vmsave", { Skip_MODRM }, 0 }, | |
12507 | { "stgi", { Skip_MODRM }, 0 }, | |
12508 | { "clgi", { Skip_MODRM }, 0 }, | |
12509 | { "skinit", { Skip_MODRM }, 0 }, | |
12510 | { "invlpga", { Skip_MODRM }, 0 }, | |
4e7d34a6 | 12511 | }, |
8eab4136 L |
12512 | { |
12513 | /* RM_0F01_REG_5 */ | |
12514 | { Bad_Opcode }, | |
12515 | { Bad_Opcode }, | |
12516 | { Bad_Opcode }, | |
12517 | { Bad_Opcode }, | |
12518 | { Bad_Opcode }, | |
12519 | { Bad_Opcode }, | |
12520 | { "rdpkru", { Skip_MODRM }, 0 }, | |
12521 | { "wrpkru", { Skip_MODRM }, 0 }, | |
12522 | }, | |
4e7d34a6 | 12523 | { |
1ceb70f8 | 12524 | /* RM_0F01_REG_7 */ |
bf890a93 IT |
12525 | { "swapgs", { Skip_MODRM }, 0 }, |
12526 | { "rdtscp", { Skip_MODRM }, 0 }, | |
9916071f AP |
12527 | { "monitorx", { { OP_Monitor, 0 } }, 0 }, |
12528 | { "mwaitx", { { OP_Mwaitx, 0 } }, 0 }, | |
bf890a93 | 12529 | { "clzero", { Skip_MODRM }, 0 }, |
b844680a L |
12530 | }, |
12531 | { | |
1ceb70f8 | 12532 | /* RM_0FAE_REG_5 */ |
bf890a93 | 12533 | { "lfence", { Skip_MODRM }, 0 }, |
b844680a L |
12534 | }, |
12535 | { | |
1ceb70f8 | 12536 | /* RM_0FAE_REG_6 */ |
bf890a93 | 12537 | { "mfence", { Skip_MODRM }, 0 }, |
b844680a | 12538 | }, |
bbedc832 | 12539 | { |
1ceb70f8 | 12540 | /* RM_0FAE_REG_7 */ |
b5cefcca L |
12541 | { "sfence", { Skip_MODRM }, 0 }, |
12542 | ||
144c41d9 | 12543 | }, |
b844680a L |
12544 | }; |
12545 | ||
c608c12e AM |
12546 | #define INTERNAL_DISASSEMBLER_ERROR _("<internal disassembler error>") |
12547 | ||
f16cd0d5 L |
12548 | /* We use the high bit to indicate different name for the same |
12549 | prefix. */ | |
f16cd0d5 | 12550 | #define REP_PREFIX (0xf3 | 0x100) |
42164a71 L |
12551 | #define XACQUIRE_PREFIX (0xf2 | 0x200) |
12552 | #define XRELEASE_PREFIX (0xf3 | 0x400) | |
7e8b059b | 12553 | #define BND_PREFIX (0xf2 | 0x400) |
f16cd0d5 L |
12554 | |
12555 | static int | |
26ca5450 | 12556 | ckprefix (void) |
252b5132 | 12557 | { |
f16cd0d5 | 12558 | int newrex, i, length; |
52b15da3 | 12559 | rex = 0; |
c0f3af97 | 12560 | rex_ignored = 0; |
252b5132 | 12561 | prefixes = 0; |
7d421014 | 12562 | used_prefixes = 0; |
52b15da3 | 12563 | rex_used = 0; |
f16cd0d5 L |
12564 | last_lock_prefix = -1; |
12565 | last_repz_prefix = -1; | |
12566 | last_repnz_prefix = -1; | |
12567 | last_data_prefix = -1; | |
12568 | last_addr_prefix = -1; | |
12569 | last_rex_prefix = -1; | |
12570 | last_seg_prefix = -1; | |
d9949a36 | 12571 | fwait_prefix = -1; |
285ca992 | 12572 | active_seg_prefix = 0; |
f310f33d L |
12573 | for (i = 0; i < (int) ARRAY_SIZE (all_prefixes); i++) |
12574 | all_prefixes[i] = 0; | |
12575 | i = 0; | |
f16cd0d5 L |
12576 | length = 0; |
12577 | /* The maximum instruction length is 15bytes. */ | |
12578 | while (length < MAX_CODE_LENGTH - 1) | |
252b5132 RH |
12579 | { |
12580 | FETCH_DATA (the_info, codep + 1); | |
52b15da3 | 12581 | newrex = 0; |
252b5132 RH |
12582 | switch (*codep) |
12583 | { | |
52b15da3 JH |
12584 | /* REX prefixes family. */ |
12585 | case 0x40: | |
12586 | case 0x41: | |
12587 | case 0x42: | |
12588 | case 0x43: | |
12589 | case 0x44: | |
12590 | case 0x45: | |
12591 | case 0x46: | |
12592 | case 0x47: | |
12593 | case 0x48: | |
12594 | case 0x49: | |
12595 | case 0x4a: | |
12596 | case 0x4b: | |
12597 | case 0x4c: | |
12598 | case 0x4d: | |
12599 | case 0x4e: | |
12600 | case 0x4f: | |
f16cd0d5 L |
12601 | if (address_mode == mode_64bit) |
12602 | newrex = *codep; | |
12603 | else | |
12604 | return 1; | |
12605 | last_rex_prefix = i; | |
52b15da3 | 12606 | break; |
252b5132 RH |
12607 | case 0xf3: |
12608 | prefixes |= PREFIX_REPZ; | |
f16cd0d5 | 12609 | last_repz_prefix = i; |
252b5132 RH |
12610 | break; |
12611 | case 0xf2: | |
12612 | prefixes |= PREFIX_REPNZ; | |
f16cd0d5 | 12613 | last_repnz_prefix = i; |
252b5132 RH |
12614 | break; |
12615 | case 0xf0: | |
12616 | prefixes |= PREFIX_LOCK; | |
f16cd0d5 | 12617 | last_lock_prefix = i; |
252b5132 RH |
12618 | break; |
12619 | case 0x2e: | |
12620 | prefixes |= PREFIX_CS; | |
f16cd0d5 | 12621 | last_seg_prefix = i; |
285ca992 | 12622 | active_seg_prefix = PREFIX_CS; |
252b5132 RH |
12623 | break; |
12624 | case 0x36: | |
12625 | prefixes |= PREFIX_SS; | |
f16cd0d5 | 12626 | last_seg_prefix = i; |
285ca992 | 12627 | active_seg_prefix = PREFIX_SS; |
252b5132 RH |
12628 | break; |
12629 | case 0x3e: | |
12630 | prefixes |= PREFIX_DS; | |
f16cd0d5 | 12631 | last_seg_prefix = i; |
285ca992 | 12632 | active_seg_prefix = PREFIX_DS; |
252b5132 RH |
12633 | break; |
12634 | case 0x26: | |
12635 | prefixes |= PREFIX_ES; | |
f16cd0d5 | 12636 | last_seg_prefix = i; |
285ca992 | 12637 | active_seg_prefix = PREFIX_ES; |
252b5132 RH |
12638 | break; |
12639 | case 0x64: | |
12640 | prefixes |= PREFIX_FS; | |
f16cd0d5 | 12641 | last_seg_prefix = i; |
285ca992 | 12642 | active_seg_prefix = PREFIX_FS; |
252b5132 RH |
12643 | break; |
12644 | case 0x65: | |
12645 | prefixes |= PREFIX_GS; | |
f16cd0d5 | 12646 | last_seg_prefix = i; |
285ca992 | 12647 | active_seg_prefix = PREFIX_GS; |
252b5132 RH |
12648 | break; |
12649 | case 0x66: | |
12650 | prefixes |= PREFIX_DATA; | |
f16cd0d5 | 12651 | last_data_prefix = i; |
252b5132 RH |
12652 | break; |
12653 | case 0x67: | |
12654 | prefixes |= PREFIX_ADDR; | |
f16cd0d5 | 12655 | last_addr_prefix = i; |
252b5132 | 12656 | break; |
5076851f | 12657 | case FWAIT_OPCODE: |
252b5132 RH |
12658 | /* fwait is really an instruction. If there are prefixes |
12659 | before the fwait, they belong to the fwait, *not* to the | |
12660 | following instruction. */ | |
d9949a36 | 12661 | fwait_prefix = i; |
3e7d61b2 | 12662 | if (prefixes || rex) |
252b5132 RH |
12663 | { |
12664 | prefixes |= PREFIX_FWAIT; | |
12665 | codep++; | |
6c067bbb RM |
12666 | /* This ensures that the previous REX prefixes are noticed |
12667 | as unused prefixes, as in the return case below. */ | |
12668 | rex_used = rex; | |
f16cd0d5 | 12669 | return 1; |
252b5132 RH |
12670 | } |
12671 | prefixes = PREFIX_FWAIT; | |
12672 | break; | |
12673 | default: | |
f16cd0d5 | 12674 | return 1; |
252b5132 | 12675 | } |
52b15da3 JH |
12676 | /* Rex is ignored when followed by another prefix. */ |
12677 | if (rex) | |
12678 | { | |
3e7d61b2 | 12679 | rex_used = rex; |
f16cd0d5 | 12680 | return 1; |
52b15da3 | 12681 | } |
f16cd0d5 L |
12682 | if (*codep != FWAIT_OPCODE) |
12683 | all_prefixes[i++] = *codep; | |
52b15da3 | 12684 | rex = newrex; |
252b5132 | 12685 | codep++; |
f16cd0d5 L |
12686 | length++; |
12687 | } | |
12688 | return 0; | |
12689 | } | |
12690 | ||
7d421014 ILT |
12691 | /* Return the name of the prefix byte PREF, or NULL if PREF is not a |
12692 | prefix byte. */ | |
12693 | ||
12694 | static const char * | |
26ca5450 | 12695 | prefix_name (int pref, int sizeflag) |
7d421014 | 12696 | { |
0003779b L |
12697 | static const char *rexes [16] = |
12698 | { | |
12699 | "rex", /* 0x40 */ | |
12700 | "rex.B", /* 0x41 */ | |
12701 | "rex.X", /* 0x42 */ | |
12702 | "rex.XB", /* 0x43 */ | |
12703 | "rex.R", /* 0x44 */ | |
12704 | "rex.RB", /* 0x45 */ | |
12705 | "rex.RX", /* 0x46 */ | |
12706 | "rex.RXB", /* 0x47 */ | |
12707 | "rex.W", /* 0x48 */ | |
12708 | "rex.WB", /* 0x49 */ | |
12709 | "rex.WX", /* 0x4a */ | |
12710 | "rex.WXB", /* 0x4b */ | |
12711 | "rex.WR", /* 0x4c */ | |
12712 | "rex.WRB", /* 0x4d */ | |
12713 | "rex.WRX", /* 0x4e */ | |
12714 | "rex.WRXB", /* 0x4f */ | |
12715 | }; | |
12716 | ||
7d421014 ILT |
12717 | switch (pref) |
12718 | { | |
52b15da3 JH |
12719 | /* REX prefixes family. */ |
12720 | case 0x40: | |
52b15da3 | 12721 | case 0x41: |
52b15da3 | 12722 | case 0x42: |
52b15da3 | 12723 | case 0x43: |
52b15da3 | 12724 | case 0x44: |
52b15da3 | 12725 | case 0x45: |
52b15da3 | 12726 | case 0x46: |
52b15da3 | 12727 | case 0x47: |
52b15da3 | 12728 | case 0x48: |
52b15da3 | 12729 | case 0x49: |
52b15da3 | 12730 | case 0x4a: |
52b15da3 | 12731 | case 0x4b: |
52b15da3 | 12732 | case 0x4c: |
52b15da3 | 12733 | case 0x4d: |
52b15da3 | 12734 | case 0x4e: |
52b15da3 | 12735 | case 0x4f: |
0003779b | 12736 | return rexes [pref - 0x40]; |
7d421014 ILT |
12737 | case 0xf3: |
12738 | return "repz"; | |
12739 | case 0xf2: | |
12740 | return "repnz"; | |
12741 | case 0xf0: | |
12742 | return "lock"; | |
12743 | case 0x2e: | |
12744 | return "cs"; | |
12745 | case 0x36: | |
12746 | return "ss"; | |
12747 | case 0x3e: | |
12748 | return "ds"; | |
12749 | case 0x26: | |
12750 | return "es"; | |
12751 | case 0x64: | |
12752 | return "fs"; | |
12753 | case 0x65: | |
12754 | return "gs"; | |
12755 | case 0x66: | |
12756 | return (sizeflag & DFLAG) ? "data16" : "data32"; | |
12757 | case 0x67: | |
cb712a9e | 12758 | if (address_mode == mode_64bit) |
db6eb5be | 12759 | return (sizeflag & AFLAG) ? "addr32" : "addr64"; |
c1a64871 | 12760 | else |
2888cb7a | 12761 | return (sizeflag & AFLAG) ? "addr16" : "addr32"; |
7d421014 ILT |
12762 | case FWAIT_OPCODE: |
12763 | return "fwait"; | |
f16cd0d5 L |
12764 | case REP_PREFIX: |
12765 | return "rep"; | |
42164a71 L |
12766 | case XACQUIRE_PREFIX: |
12767 | return "xacquire"; | |
12768 | case XRELEASE_PREFIX: | |
12769 | return "xrelease"; | |
7e8b059b L |
12770 | case BND_PREFIX: |
12771 | return "bnd"; | |
7d421014 ILT |
12772 | default: |
12773 | return NULL; | |
12774 | } | |
12775 | } | |
12776 | ||
ce518a5f L |
12777 | static char op_out[MAX_OPERANDS][100]; |
12778 | static int op_ad, op_index[MAX_OPERANDS]; | |
1d9f512f | 12779 | static int two_source_ops; |
ce518a5f L |
12780 | static bfd_vma op_address[MAX_OPERANDS]; |
12781 | static bfd_vma op_riprel[MAX_OPERANDS]; | |
52b15da3 | 12782 | static bfd_vma start_pc; |
ce518a5f | 12783 | |
252b5132 RH |
12784 | /* |
12785 | * On the 386's of 1988, the maximum length of an instruction is 15 bytes. | |
12786 | * (see topic "Redundant prefixes" in the "Differences from 8086" | |
12787 | * section of the "Virtual 8086 Mode" chapter.) | |
12788 | * 'pc' should be the address of this instruction, it will | |
12789 | * be used to print the target address if this is a relative jump or call | |
12790 | * The function returns the length of this instruction in bytes. | |
12791 | */ | |
12792 | ||
252b5132 | 12793 | static char intel_syntax; |
9d141669 | 12794 | static char intel_mnemonic = !SYSV386_COMPAT; |
252b5132 RH |
12795 | static char open_char; |
12796 | static char close_char; | |
12797 | static char separator_char; | |
12798 | static char scale_char; | |
12799 | ||
5db04b09 L |
12800 | enum x86_64_isa |
12801 | { | |
12802 | amd64 = 0, | |
12803 | intel64 | |
12804 | }; | |
12805 | ||
12806 | static enum x86_64_isa isa64; | |
12807 | ||
e396998b AM |
12808 | /* Here for backwards compatibility. When gdb stops using |
12809 | print_insn_i386_att and print_insn_i386_intel these functions can | |
12810 | disappear, and print_insn_i386 be merged into print_insn. */ | |
252b5132 | 12811 | int |
26ca5450 | 12812 | print_insn_i386_att (bfd_vma pc, disassemble_info *info) |
252b5132 RH |
12813 | { |
12814 | intel_syntax = 0; | |
e396998b AM |
12815 | |
12816 | return print_insn (pc, info); | |
252b5132 RH |
12817 | } |
12818 | ||
12819 | int | |
26ca5450 | 12820 | print_insn_i386_intel (bfd_vma pc, disassemble_info *info) |
252b5132 RH |
12821 | { |
12822 | intel_syntax = 1; | |
e396998b AM |
12823 | |
12824 | return print_insn (pc, info); | |
252b5132 RH |
12825 | } |
12826 | ||
e396998b | 12827 | int |
26ca5450 | 12828 | print_insn_i386 (bfd_vma pc, disassemble_info *info) |
e396998b AM |
12829 | { |
12830 | intel_syntax = -1; | |
12831 | ||
12832 | return print_insn (pc, info); | |
12833 | } | |
12834 | ||
f59a29b9 L |
12835 | void |
12836 | print_i386_disassembler_options (FILE *stream) | |
12837 | { | |
12838 | fprintf (stream, _("\n\ | |
12839 | The following i386/x86-64 specific disassembler options are supported for use\n\ | |
12840 | with the -M switch (multiple options should be separated by commas):\n")); | |
12841 | ||
12842 | fprintf (stream, _(" x86-64 Disassemble in 64bit mode\n")); | |
12843 | fprintf (stream, _(" i386 Disassemble in 32bit mode\n")); | |
12844 | fprintf (stream, _(" i8086 Disassemble in 16bit mode\n")); | |
12845 | fprintf (stream, _(" att Display instruction in AT&T syntax\n")); | |
12846 | fprintf (stream, _(" intel Display instruction in Intel syntax\n")); | |
9d141669 L |
12847 | fprintf (stream, _(" att-mnemonic\n" |
12848 | " Display instruction in AT&T mnemonic\n")); | |
12849 | fprintf (stream, _(" intel-mnemonic\n" | |
12850 | " Display instruction in Intel mnemonic\n")); | |
f59a29b9 L |
12851 | fprintf (stream, _(" addr64 Assume 64bit address size\n")); |
12852 | fprintf (stream, _(" addr32 Assume 32bit address size\n")); | |
12853 | fprintf (stream, _(" addr16 Assume 16bit address size\n")); | |
12854 | fprintf (stream, _(" data32 Assume 32bit data size\n")); | |
12855 | fprintf (stream, _(" data16 Assume 16bit data size\n")); | |
12856 | fprintf (stream, _(" suffix Always display instruction suffix in AT&T syntax\n")); | |
5db04b09 L |
12857 | fprintf (stream, _(" amd64 Display instruction in AMD64 ISA\n")); |
12858 | fprintf (stream, _(" intel64 Display instruction in Intel64 ISA\n")); | |
f59a29b9 L |
12859 | } |
12860 | ||
592d1631 | 12861 | /* Bad opcode. */ |
bf890a93 | 12862 | static const struct dis386 bad_opcode = { "(bad)", { XX }, 0 }; |
592d1631 | 12863 | |
b844680a L |
12864 | /* Get a pointer to struct dis386 with a valid name. */ |
12865 | ||
12866 | static const struct dis386 * | |
8bb15339 | 12867 | get_valid_dis386 (const struct dis386 *dp, disassemble_info *info) |
b844680a | 12868 | { |
91d6fa6a | 12869 | int vindex, vex_table_index; |
b844680a L |
12870 | |
12871 | if (dp->name != NULL) | |
12872 | return dp; | |
12873 | ||
12874 | switch (dp->op[0].bytemode) | |
12875 | { | |
1ceb70f8 L |
12876 | case USE_REG_TABLE: |
12877 | dp = ®_table[dp->op[1].bytemode][modrm.reg]; | |
12878 | break; | |
12879 | ||
12880 | case USE_MOD_TABLE: | |
91d6fa6a NC |
12881 | vindex = modrm.mod == 0x3 ? 1 : 0; |
12882 | dp = &mod_table[dp->op[1].bytemode][vindex]; | |
1ceb70f8 L |
12883 | break; |
12884 | ||
12885 | case USE_RM_TABLE: | |
12886 | dp = &rm_table[dp->op[1].bytemode][modrm.rm]; | |
b844680a L |
12887 | break; |
12888 | ||
4e7d34a6 | 12889 | case USE_PREFIX_TABLE: |
c0f3af97 | 12890 | if (need_vex) |
b844680a | 12891 | { |
c0f3af97 L |
12892 | /* The prefix in VEX is implicit. */ |
12893 | switch (vex.prefix) | |
12894 | { | |
12895 | case 0: | |
91d6fa6a | 12896 | vindex = 0; |
c0f3af97 L |
12897 | break; |
12898 | case REPE_PREFIX_OPCODE: | |
91d6fa6a | 12899 | vindex = 1; |
c0f3af97 L |
12900 | break; |
12901 | case DATA_PREFIX_OPCODE: | |
91d6fa6a | 12902 | vindex = 2; |
c0f3af97 L |
12903 | break; |
12904 | case REPNE_PREFIX_OPCODE: | |
91d6fa6a | 12905 | vindex = 3; |
c0f3af97 L |
12906 | break; |
12907 | default: | |
12908 | abort (); | |
12909 | break; | |
12910 | } | |
b844680a | 12911 | } |
7bb15c6f | 12912 | else |
b844680a | 12913 | { |
285ca992 L |
12914 | int last_prefix = -1; |
12915 | int prefix = 0; | |
91d6fa6a | 12916 | vindex = 0; |
285ca992 L |
12917 | /* We check PREFIX_REPNZ and PREFIX_REPZ before PREFIX_DATA. |
12918 | When there are multiple PREFIX_REPNZ and PREFIX_REPZ, the | |
12919 | last one wins. */ | |
12920 | if ((prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) != 0) | |
b844680a | 12921 | { |
285ca992 | 12922 | if (last_repz_prefix > last_repnz_prefix) |
c0f3af97 | 12923 | { |
285ca992 L |
12924 | vindex = 1; |
12925 | prefix = PREFIX_REPZ; | |
12926 | last_prefix = last_repz_prefix; | |
c0f3af97 L |
12927 | } |
12928 | else | |
b844680a | 12929 | { |
285ca992 L |
12930 | vindex = 3; |
12931 | prefix = PREFIX_REPNZ; | |
12932 | last_prefix = last_repnz_prefix; | |
b844680a | 12933 | } |
285ca992 | 12934 | |
507bd325 L |
12935 | /* Check if prefix should be ignored. */ |
12936 | if ((((prefix_table[dp->op[1].bytemode][vindex].prefix_requirement | |
12937 | & PREFIX_IGNORED) >> PREFIX_IGNORED_SHIFT) | |
12938 | & prefix) != 0) | |
285ca992 L |
12939 | vindex = 0; |
12940 | } | |
12941 | ||
12942 | if (vindex == 0 && (prefixes & PREFIX_DATA) != 0) | |
12943 | { | |
12944 | vindex = 2; | |
12945 | prefix = PREFIX_DATA; | |
12946 | last_prefix = last_data_prefix; | |
12947 | } | |
12948 | ||
12949 | if (vindex != 0) | |
12950 | { | |
12951 | used_prefixes |= prefix; | |
12952 | all_prefixes[last_prefix] = 0; | |
b844680a L |
12953 | } |
12954 | } | |
91d6fa6a | 12955 | dp = &prefix_table[dp->op[1].bytemode][vindex]; |
b844680a L |
12956 | break; |
12957 | ||
4e7d34a6 | 12958 | case USE_X86_64_TABLE: |
91d6fa6a NC |
12959 | vindex = address_mode == mode_64bit ? 1 : 0; |
12960 | dp = &x86_64_table[dp->op[1].bytemode][vindex]; | |
b844680a L |
12961 | break; |
12962 | ||
4e7d34a6 | 12963 | case USE_3BYTE_TABLE: |
8bb15339 | 12964 | FETCH_DATA (info, codep + 2); |
91d6fa6a NC |
12965 | vindex = *codep++; |
12966 | dp = &three_byte_table[dp->op[1].bytemode][vindex]; | |
285ca992 | 12967 | end_codep = codep; |
8bb15339 L |
12968 | modrm.mod = (*codep >> 6) & 3; |
12969 | modrm.reg = (*codep >> 3) & 7; | |
12970 | modrm.rm = *codep & 7; | |
12971 | break; | |
12972 | ||
c0f3af97 L |
12973 | case USE_VEX_LEN_TABLE: |
12974 | if (!need_vex) | |
12975 | abort (); | |
12976 | ||
12977 | switch (vex.length) | |
12978 | { | |
12979 | case 128: | |
91d6fa6a | 12980 | vindex = 0; |
c0f3af97 L |
12981 | break; |
12982 | case 256: | |
91d6fa6a | 12983 | vindex = 1; |
c0f3af97 L |
12984 | break; |
12985 | default: | |
12986 | abort (); | |
12987 | break; | |
12988 | } | |
12989 | ||
91d6fa6a | 12990 | dp = &vex_len_table[dp->op[1].bytemode][vindex]; |
c0f3af97 L |
12991 | break; |
12992 | ||
f88c9eb0 SP |
12993 | case USE_XOP_8F_TABLE: |
12994 | FETCH_DATA (info, codep + 3); | |
12995 | /* All bits in the REX prefix are ignored. */ | |
12996 | rex_ignored = rex; | |
12997 | rex = ~(*codep >> 5) & 0x7; | |
12998 | ||
12999 | /* VEX_TABLE_INDEX is the mmmmm part of the XOP byte 1 "RCB.mmmmm". */ | |
13000 | switch ((*codep & 0x1f)) | |
13001 | { | |
13002 | default: | |
f07af43e L |
13003 | dp = &bad_opcode; |
13004 | return dp; | |
5dd85c99 SP |
13005 | case 0x8: |
13006 | vex_table_index = XOP_08; | |
13007 | break; | |
f88c9eb0 SP |
13008 | case 0x9: |
13009 | vex_table_index = XOP_09; | |
13010 | break; | |
13011 | case 0xa: | |
13012 | vex_table_index = XOP_0A; | |
13013 | break; | |
13014 | } | |
13015 | codep++; | |
13016 | vex.w = *codep & 0x80; | |
13017 | if (vex.w && address_mode == mode_64bit) | |
13018 | rex |= REX_W; | |
13019 | ||
13020 | vex.register_specifier = (~(*codep >> 3)) & 0xf; | |
13021 | if (address_mode != mode_64bit | |
13022 | && vex.register_specifier > 0x7) | |
f07af43e L |
13023 | { |
13024 | dp = &bad_opcode; | |
13025 | return dp; | |
13026 | } | |
f88c9eb0 SP |
13027 | |
13028 | vex.length = (*codep & 0x4) ? 256 : 128; | |
13029 | switch ((*codep & 0x3)) | |
13030 | { | |
13031 | case 0: | |
13032 | vex.prefix = 0; | |
13033 | break; | |
13034 | case 1: | |
13035 | vex.prefix = DATA_PREFIX_OPCODE; | |
13036 | break; | |
13037 | case 2: | |
13038 | vex.prefix = REPE_PREFIX_OPCODE; | |
13039 | break; | |
13040 | case 3: | |
13041 | vex.prefix = REPNE_PREFIX_OPCODE; | |
13042 | break; | |
13043 | } | |
13044 | need_vex = 1; | |
13045 | need_vex_reg = 1; | |
13046 | codep++; | |
91d6fa6a NC |
13047 | vindex = *codep++; |
13048 | dp = &xop_table[vex_table_index][vindex]; | |
c48244a5 | 13049 | |
285ca992 | 13050 | end_codep = codep; |
c48244a5 SP |
13051 | FETCH_DATA (info, codep + 1); |
13052 | modrm.mod = (*codep >> 6) & 3; | |
13053 | modrm.reg = (*codep >> 3) & 7; | |
13054 | modrm.rm = *codep & 7; | |
f88c9eb0 SP |
13055 | break; |
13056 | ||
c0f3af97 | 13057 | case USE_VEX_C4_TABLE: |
43234a1e | 13058 | /* VEX prefix. */ |
c0f3af97 L |
13059 | FETCH_DATA (info, codep + 3); |
13060 | /* All bits in the REX prefix are ignored. */ | |
13061 | rex_ignored = rex; | |
13062 | rex = ~(*codep >> 5) & 0x7; | |
13063 | switch ((*codep & 0x1f)) | |
13064 | { | |
13065 | default: | |
f07af43e L |
13066 | dp = &bad_opcode; |
13067 | return dp; | |
c0f3af97 | 13068 | case 0x1: |
f88c9eb0 | 13069 | vex_table_index = VEX_0F; |
c0f3af97 L |
13070 | break; |
13071 | case 0x2: | |
f88c9eb0 | 13072 | vex_table_index = VEX_0F38; |
c0f3af97 L |
13073 | break; |
13074 | case 0x3: | |
f88c9eb0 | 13075 | vex_table_index = VEX_0F3A; |
c0f3af97 L |
13076 | break; |
13077 | } | |
13078 | codep++; | |
13079 | vex.w = *codep & 0x80; | |
9889cbb1 | 13080 | if (address_mode == mode_64bit) |
f07af43e | 13081 | { |
9889cbb1 L |
13082 | if (vex.w) |
13083 | rex |= REX_W; | |
13084 | vex.register_specifier = (~(*codep >> 3)) & 0xf; | |
13085 | } | |
13086 | else | |
13087 | { | |
13088 | /* For the 3-byte VEX prefix in 32-bit mode, the REX_B bit | |
13089 | is ignored, other REX bits are 0 and the highest bit in | |
13090 | VEX.vvvv is also ignored. */ | |
13091 | rex = 0; | |
13092 | vex.register_specifier = (~(*codep >> 3)) & 0x7; | |
f07af43e | 13093 | } |
c0f3af97 L |
13094 | vex.length = (*codep & 0x4) ? 256 : 128; |
13095 | switch ((*codep & 0x3)) | |
13096 | { | |
13097 | case 0: | |
13098 | vex.prefix = 0; | |
13099 | break; | |
13100 | case 1: | |
13101 | vex.prefix = DATA_PREFIX_OPCODE; | |
13102 | break; | |
13103 | case 2: | |
13104 | vex.prefix = REPE_PREFIX_OPCODE; | |
13105 | break; | |
13106 | case 3: | |
13107 | vex.prefix = REPNE_PREFIX_OPCODE; | |
13108 | break; | |
13109 | } | |
13110 | need_vex = 1; | |
13111 | need_vex_reg = 1; | |
13112 | codep++; | |
91d6fa6a NC |
13113 | vindex = *codep++; |
13114 | dp = &vex_table[vex_table_index][vindex]; | |
285ca992 | 13115 | end_codep = codep; |
c0f3af97 | 13116 | /* There is no MODRM byte for VEX [82|77]. */ |
91d6fa6a | 13117 | if (vindex != 0x77 && vindex != 0x82) |
c0f3af97 L |
13118 | { |
13119 | FETCH_DATA (info, codep + 1); | |
13120 | modrm.mod = (*codep >> 6) & 3; | |
13121 | modrm.reg = (*codep >> 3) & 7; | |
13122 | modrm.rm = *codep & 7; | |
13123 | } | |
13124 | break; | |
13125 | ||
13126 | case USE_VEX_C5_TABLE: | |
43234a1e | 13127 | /* VEX prefix. */ |
c0f3af97 L |
13128 | FETCH_DATA (info, codep + 2); |
13129 | /* All bits in the REX prefix are ignored. */ | |
13130 | rex_ignored = rex; | |
13131 | rex = (*codep & 0x80) ? 0 : REX_R; | |
13132 | ||
9889cbb1 L |
13133 | /* For the 2-byte VEX prefix in 32-bit mode, the highest bit in |
13134 | VEX.vvvv is 1. */ | |
c0f3af97 | 13135 | vex.register_specifier = (~(*codep >> 3)) & 0xf; |
759a05ce | 13136 | vex.w = 0; |
c0f3af97 L |
13137 | vex.length = (*codep & 0x4) ? 256 : 128; |
13138 | switch ((*codep & 0x3)) | |
13139 | { | |
13140 | case 0: | |
13141 | vex.prefix = 0; | |
13142 | break; | |
13143 | case 1: | |
13144 | vex.prefix = DATA_PREFIX_OPCODE; | |
13145 | break; | |
13146 | case 2: | |
13147 | vex.prefix = REPE_PREFIX_OPCODE; | |
13148 | break; | |
13149 | case 3: | |
13150 | vex.prefix = REPNE_PREFIX_OPCODE; | |
13151 | break; | |
13152 | } | |
13153 | need_vex = 1; | |
13154 | need_vex_reg = 1; | |
13155 | codep++; | |
91d6fa6a NC |
13156 | vindex = *codep++; |
13157 | dp = &vex_table[dp->op[1].bytemode][vindex]; | |
285ca992 | 13158 | end_codep = codep; |
c0f3af97 | 13159 | /* There is no MODRM byte for VEX [82|77]. */ |
91d6fa6a | 13160 | if (vindex != 0x77 && vindex != 0x82) |
c0f3af97 L |
13161 | { |
13162 | FETCH_DATA (info, codep + 1); | |
13163 | modrm.mod = (*codep >> 6) & 3; | |
13164 | modrm.reg = (*codep >> 3) & 7; | |
13165 | modrm.rm = *codep & 7; | |
13166 | } | |
13167 | break; | |
13168 | ||
9e30b8e0 L |
13169 | case USE_VEX_W_TABLE: |
13170 | if (!need_vex) | |
13171 | abort (); | |
13172 | ||
13173 | dp = &vex_w_table[dp->op[1].bytemode][vex.w ? 1 : 0]; | |
13174 | break; | |
13175 | ||
43234a1e L |
13176 | case USE_EVEX_TABLE: |
13177 | two_source_ops = 0; | |
13178 | /* EVEX prefix. */ | |
13179 | vex.evex = 1; | |
13180 | FETCH_DATA (info, codep + 4); | |
13181 | /* All bits in the REX prefix are ignored. */ | |
13182 | rex_ignored = rex; | |
13183 | /* The first byte after 0x62. */ | |
13184 | rex = ~(*codep >> 5) & 0x7; | |
13185 | vex.r = *codep & 0x10; | |
13186 | switch ((*codep & 0xf)) | |
13187 | { | |
13188 | default: | |
13189 | return &bad_opcode; | |
13190 | case 0x1: | |
13191 | vex_table_index = EVEX_0F; | |
13192 | break; | |
13193 | case 0x2: | |
13194 | vex_table_index = EVEX_0F38; | |
13195 | break; | |
13196 | case 0x3: | |
13197 | vex_table_index = EVEX_0F3A; | |
13198 | break; | |
13199 | } | |
13200 | ||
13201 | /* The second byte after 0x62. */ | |
13202 | codep++; | |
13203 | vex.w = *codep & 0x80; | |
13204 | if (vex.w && address_mode == mode_64bit) | |
13205 | rex |= REX_W; | |
13206 | ||
13207 | vex.register_specifier = (~(*codep >> 3)) & 0xf; | |
13208 | if (address_mode != mode_64bit) | |
13209 | { | |
13210 | /* In 16/32-bit mode silently ignore following bits. */ | |
13211 | rex &= ~REX_B; | |
13212 | vex.r = 1; | |
13213 | vex.v = 1; | |
13214 | vex.register_specifier &= 0x7; | |
13215 | } | |
13216 | ||
13217 | /* The U bit. */ | |
13218 | if (!(*codep & 0x4)) | |
13219 | return &bad_opcode; | |
13220 | ||
13221 | switch ((*codep & 0x3)) | |
13222 | { | |
13223 | case 0: | |
13224 | vex.prefix = 0; | |
13225 | break; | |
13226 | case 1: | |
13227 | vex.prefix = DATA_PREFIX_OPCODE; | |
13228 | break; | |
13229 | case 2: | |
13230 | vex.prefix = REPE_PREFIX_OPCODE; | |
13231 | break; | |
13232 | case 3: | |
13233 | vex.prefix = REPNE_PREFIX_OPCODE; | |
13234 | break; | |
13235 | } | |
13236 | ||
13237 | /* The third byte after 0x62. */ | |
13238 | codep++; | |
13239 | ||
13240 | /* Remember the static rounding bits. */ | |
13241 | vex.ll = (*codep >> 5) & 3; | |
13242 | vex.b = (*codep & 0x10) != 0; | |
13243 | ||
13244 | vex.v = *codep & 0x8; | |
13245 | vex.mask_register_specifier = *codep & 0x7; | |
13246 | vex.zeroing = *codep & 0x80; | |
13247 | ||
13248 | need_vex = 1; | |
13249 | need_vex_reg = 1; | |
13250 | codep++; | |
13251 | vindex = *codep++; | |
13252 | dp = &evex_table[vex_table_index][vindex]; | |
285ca992 | 13253 | end_codep = codep; |
43234a1e L |
13254 | FETCH_DATA (info, codep + 1); |
13255 | modrm.mod = (*codep >> 6) & 3; | |
13256 | modrm.reg = (*codep >> 3) & 7; | |
13257 | modrm.rm = *codep & 7; | |
13258 | ||
13259 | /* Set vector length. */ | |
13260 | if (modrm.mod == 3 && vex.b) | |
13261 | vex.length = 512; | |
13262 | else | |
13263 | { | |
13264 | switch (vex.ll) | |
13265 | { | |
13266 | case 0x0: | |
13267 | vex.length = 128; | |
13268 | break; | |
13269 | case 0x1: | |
13270 | vex.length = 256; | |
13271 | break; | |
13272 | case 0x2: | |
13273 | vex.length = 512; | |
13274 | break; | |
13275 | default: | |
13276 | return &bad_opcode; | |
13277 | } | |
13278 | } | |
13279 | break; | |
13280 | ||
592d1631 L |
13281 | case 0: |
13282 | dp = &bad_opcode; | |
13283 | break; | |
13284 | ||
b844680a | 13285 | default: |
d34b5006 | 13286 | abort (); |
b844680a L |
13287 | } |
13288 | ||
13289 | if (dp->name != NULL) | |
13290 | return dp; | |
13291 | else | |
8bb15339 | 13292 | return get_valid_dis386 (dp, info); |
b844680a L |
13293 | } |
13294 | ||
dfc8cf43 | 13295 | static void |
55cf16e1 | 13296 | get_sib (disassemble_info *info, int sizeflag) |
dfc8cf43 L |
13297 | { |
13298 | /* If modrm.mod == 3, operand must be register. */ | |
13299 | if (need_modrm | |
55cf16e1 | 13300 | && ((sizeflag & AFLAG) || address_mode == mode_64bit) |
dfc8cf43 L |
13301 | && modrm.mod != 3 |
13302 | && modrm.rm == 4) | |
13303 | { | |
13304 | FETCH_DATA (info, codep + 2); | |
13305 | sib.index = (codep [1] >> 3) & 7; | |
13306 | sib.scale = (codep [1] >> 6) & 3; | |
13307 | sib.base = codep [1] & 7; | |
13308 | } | |
13309 | } | |
13310 | ||
e396998b | 13311 | static int |
26ca5450 | 13312 | print_insn (bfd_vma pc, disassemble_info *info) |
252b5132 | 13313 | { |
2da11e11 | 13314 | const struct dis386 *dp; |
252b5132 | 13315 | int i; |
ce518a5f | 13316 | char *op_txt[MAX_OPERANDS]; |
252b5132 | 13317 | int needcomma; |
df18fdba | 13318 | int sizeflag, orig_sizeflag; |
e396998b | 13319 | const char *p; |
252b5132 | 13320 | struct dis_private priv; |
f16cd0d5 | 13321 | int prefix_length; |
252b5132 | 13322 | |
d7921315 L |
13323 | priv.orig_sizeflag = AFLAG | DFLAG; |
13324 | if ((info->mach & bfd_mach_i386_i386) != 0) | |
cb712a9e | 13325 | address_mode = mode_32bit; |
2da11e11 | 13326 | else if (info->mach == bfd_mach_i386_i8086) |
d7921315 L |
13327 | { |
13328 | address_mode = mode_16bit; | |
13329 | priv.orig_sizeflag = 0; | |
13330 | } | |
2da11e11 | 13331 | else |
d7921315 L |
13332 | address_mode = mode_64bit; |
13333 | ||
13334 | if (intel_syntax == (char) -1) | |
13335 | intel_syntax = (info->mach & bfd_mach_i386_intel_syntax) != 0; | |
e396998b AM |
13336 | |
13337 | for (p = info->disassembler_options; p != NULL; ) | |
13338 | { | |
5db04b09 L |
13339 | if (CONST_STRNEQ (p, "amd64")) |
13340 | isa64 = amd64; | |
13341 | else if (CONST_STRNEQ (p, "intel64")) | |
13342 | isa64 = intel64; | |
13343 | else if (CONST_STRNEQ (p, "x86-64")) | |
e396998b | 13344 | { |
cb712a9e | 13345 | address_mode = mode_64bit; |
e396998b AM |
13346 | priv.orig_sizeflag = AFLAG | DFLAG; |
13347 | } | |
0112cd26 | 13348 | else if (CONST_STRNEQ (p, "i386")) |
e396998b | 13349 | { |
cb712a9e | 13350 | address_mode = mode_32bit; |
e396998b AM |
13351 | priv.orig_sizeflag = AFLAG | DFLAG; |
13352 | } | |
0112cd26 | 13353 | else if (CONST_STRNEQ (p, "i8086")) |
e396998b | 13354 | { |
cb712a9e | 13355 | address_mode = mode_16bit; |
e396998b AM |
13356 | priv.orig_sizeflag = 0; |
13357 | } | |
0112cd26 | 13358 | else if (CONST_STRNEQ (p, "intel")) |
e396998b AM |
13359 | { |
13360 | intel_syntax = 1; | |
9d141669 L |
13361 | if (CONST_STRNEQ (p + 5, "-mnemonic")) |
13362 | intel_mnemonic = 1; | |
e396998b | 13363 | } |
0112cd26 | 13364 | else if (CONST_STRNEQ (p, "att")) |
e396998b AM |
13365 | { |
13366 | intel_syntax = 0; | |
9d141669 L |
13367 | if (CONST_STRNEQ (p + 3, "-mnemonic")) |
13368 | intel_mnemonic = 0; | |
e396998b | 13369 | } |
0112cd26 | 13370 | else if (CONST_STRNEQ (p, "addr")) |
e396998b | 13371 | { |
f59a29b9 L |
13372 | if (address_mode == mode_64bit) |
13373 | { | |
13374 | if (p[4] == '3' && p[5] == '2') | |
13375 | priv.orig_sizeflag &= ~AFLAG; | |
13376 | else if (p[4] == '6' && p[5] == '4') | |
13377 | priv.orig_sizeflag |= AFLAG; | |
13378 | } | |
13379 | else | |
13380 | { | |
13381 | if (p[4] == '1' && p[5] == '6') | |
13382 | priv.orig_sizeflag &= ~AFLAG; | |
13383 | else if (p[4] == '3' && p[5] == '2') | |
13384 | priv.orig_sizeflag |= AFLAG; | |
13385 | } | |
e396998b | 13386 | } |
0112cd26 | 13387 | else if (CONST_STRNEQ (p, "data")) |
e396998b AM |
13388 | { |
13389 | if (p[4] == '1' && p[5] == '6') | |
13390 | priv.orig_sizeflag &= ~DFLAG; | |
13391 | else if (p[4] == '3' && p[5] == '2') | |
13392 | priv.orig_sizeflag |= DFLAG; | |
13393 | } | |
0112cd26 | 13394 | else if (CONST_STRNEQ (p, "suffix")) |
e396998b AM |
13395 | priv.orig_sizeflag |= SUFFIX_ALWAYS; |
13396 | ||
13397 | p = strchr (p, ','); | |
13398 | if (p != NULL) | |
13399 | p++; | |
13400 | } | |
13401 | ||
c0f92bf9 L |
13402 | if (address_mode == mode_64bit && sizeof (bfd_vma) < 8) |
13403 | { | |
13404 | (*info->fprintf_func) (info->stream, | |
13405 | _("64-bit address is disabled")); | |
13406 | return -1; | |
13407 | } | |
13408 | ||
e396998b AM |
13409 | if (intel_syntax) |
13410 | { | |
13411 | names64 = intel_names64; | |
13412 | names32 = intel_names32; | |
13413 | names16 = intel_names16; | |
13414 | names8 = intel_names8; | |
13415 | names8rex = intel_names8rex; | |
13416 | names_seg = intel_names_seg; | |
b9733481 | 13417 | names_mm = intel_names_mm; |
7e8b059b | 13418 | names_bnd = intel_names_bnd; |
b9733481 L |
13419 | names_xmm = intel_names_xmm; |
13420 | names_ymm = intel_names_ymm; | |
43234a1e | 13421 | names_zmm = intel_names_zmm; |
db51cc60 L |
13422 | index64 = intel_index64; |
13423 | index32 = intel_index32; | |
43234a1e | 13424 | names_mask = intel_names_mask; |
e396998b AM |
13425 | index16 = intel_index16; |
13426 | open_char = '['; | |
13427 | close_char = ']'; | |
13428 | separator_char = '+'; | |
13429 | scale_char = '*'; | |
13430 | } | |
13431 | else | |
13432 | { | |
13433 | names64 = att_names64; | |
13434 | names32 = att_names32; | |
13435 | names16 = att_names16; | |
13436 | names8 = att_names8; | |
13437 | names8rex = att_names8rex; | |
13438 | names_seg = att_names_seg; | |
b9733481 | 13439 | names_mm = att_names_mm; |
7e8b059b | 13440 | names_bnd = att_names_bnd; |
b9733481 L |
13441 | names_xmm = att_names_xmm; |
13442 | names_ymm = att_names_ymm; | |
43234a1e | 13443 | names_zmm = att_names_zmm; |
db51cc60 L |
13444 | index64 = att_index64; |
13445 | index32 = att_index32; | |
43234a1e | 13446 | names_mask = att_names_mask; |
e396998b AM |
13447 | index16 = att_index16; |
13448 | open_char = '('; | |
13449 | close_char = ')'; | |
13450 | separator_char = ','; | |
13451 | scale_char = ','; | |
13452 | } | |
2da11e11 | 13453 | |
4fe53c98 | 13454 | /* The output looks better if we put 7 bytes on a line, since that |
8a9036a4 L |
13455 | puts most long word instructions on a single line. Use 8 bytes |
13456 | for Intel L1OM. */ | |
d7921315 | 13457 | if ((info->mach & bfd_mach_l1om) != 0) |
8a9036a4 L |
13458 | info->bytes_per_line = 8; |
13459 | else | |
13460 | info->bytes_per_line = 7; | |
252b5132 | 13461 | |
26ca5450 | 13462 | info->private_data = &priv; |
252b5132 RH |
13463 | priv.max_fetched = priv.the_buffer; |
13464 | priv.insn_start = pc; | |
252b5132 RH |
13465 | |
13466 | obuf[0] = 0; | |
ce518a5f L |
13467 | for (i = 0; i < MAX_OPERANDS; ++i) |
13468 | { | |
13469 | op_out[i][0] = 0; | |
13470 | op_index[i] = -1; | |
13471 | } | |
252b5132 RH |
13472 | |
13473 | the_info = info; | |
13474 | start_pc = pc; | |
e396998b AM |
13475 | start_codep = priv.the_buffer; |
13476 | codep = priv.the_buffer; | |
252b5132 | 13477 | |
8df14d78 | 13478 | if (OPCODES_SIGSETJMP (priv.bailout) != 0) |
5076851f | 13479 | { |
7d421014 ILT |
13480 | const char *name; |
13481 | ||
5076851f | 13482 | /* Getting here means we tried for data but didn't get it. That |
e396998b AM |
13483 | means we have an incomplete instruction of some sort. Just |
13484 | print the first byte as a prefix or a .byte pseudo-op. */ | |
13485 | if (codep > priv.the_buffer) | |
5076851f | 13486 | { |
e396998b | 13487 | name = prefix_name (priv.the_buffer[0], priv.orig_sizeflag); |
7d421014 ILT |
13488 | if (name != NULL) |
13489 | (*info->fprintf_func) (info->stream, "%s", name); | |
13490 | else | |
5076851f | 13491 | { |
7d421014 ILT |
13492 | /* Just print the first byte as a .byte instruction. */ |
13493 | (*info->fprintf_func) (info->stream, ".byte 0x%x", | |
e396998b | 13494 | (unsigned int) priv.the_buffer[0]); |
5076851f | 13495 | } |
5076851f | 13496 | |
7d421014 | 13497 | return 1; |
5076851f ILT |
13498 | } |
13499 | ||
13500 | return -1; | |
13501 | } | |
13502 | ||
52b15da3 | 13503 | obufp = obuf; |
f16cd0d5 L |
13504 | sizeflag = priv.orig_sizeflag; |
13505 | ||
13506 | if (!ckprefix () || rex_used) | |
13507 | { | |
13508 | /* Too many prefixes or unused REX prefixes. */ | |
13509 | for (i = 0; | |
f6dd4781 | 13510 | i < (int) ARRAY_SIZE (all_prefixes) && all_prefixes[i]; |
f16cd0d5 | 13511 | i++) |
de882298 | 13512 | (*info->fprintf_func) (info->stream, "%s%s", |
6c067bbb | 13513 | i == 0 ? "" : " ", |
f16cd0d5 | 13514 | prefix_name (all_prefixes[i], sizeflag)); |
de882298 | 13515 | return i; |
f16cd0d5 | 13516 | } |
252b5132 RH |
13517 | |
13518 | insn_codep = codep; | |
13519 | ||
13520 | FETCH_DATA (info, codep + 1); | |
13521 | two_source_ops = (*codep == 0x62) || (*codep == 0xc8); | |
13522 | ||
3e7d61b2 | 13523 | if (((prefixes & PREFIX_FWAIT) |
f16cd0d5 | 13524 | && ((*codep < 0xd8) || (*codep > 0xdf)))) |
252b5132 | 13525 | { |
86a80a50 | 13526 | /* Handle prefixes before fwait. */ |
d9949a36 | 13527 | for (i = 0; i < fwait_prefix && all_prefixes[i]; |
86a80a50 L |
13528 | i++) |
13529 | (*info->fprintf_func) (info->stream, "%s ", | |
13530 | prefix_name (all_prefixes[i], sizeflag)); | |
f16cd0d5 | 13531 | (*info->fprintf_func) (info->stream, "fwait"); |
86a80a50 | 13532 | return i + 1; |
252b5132 RH |
13533 | } |
13534 | ||
252b5132 RH |
13535 | if (*codep == 0x0f) |
13536 | { | |
eec0f4ca | 13537 | unsigned char threebyte; |
5f40e14d JS |
13538 | |
13539 | codep++; | |
13540 | FETCH_DATA (info, codep + 1); | |
13541 | threebyte = *codep; | |
eec0f4ca | 13542 | dp = &dis386_twobyte[threebyte]; |
252b5132 | 13543 | need_modrm = twobyte_has_modrm[*codep]; |
eec0f4ca | 13544 | codep++; |
252b5132 RH |
13545 | } |
13546 | else | |
13547 | { | |
6439fc28 | 13548 | dp = &dis386[*codep]; |
252b5132 | 13549 | need_modrm = onebyte_has_modrm[*codep]; |
eec0f4ca | 13550 | codep++; |
252b5132 | 13551 | } |
246c51aa | 13552 | |
df18fdba L |
13553 | /* Save sizeflag for printing the extra prefixes later before updating |
13554 | it for mnemonic and operand processing. The prefix names depend | |
13555 | only on the address mode. */ | |
13556 | orig_sizeflag = sizeflag; | |
c608c12e | 13557 | if (prefixes & PREFIX_ADDR) |
df18fdba | 13558 | sizeflag ^= AFLAG; |
b844680a | 13559 | if ((prefixes & PREFIX_DATA)) |
df18fdba | 13560 | sizeflag ^= DFLAG; |
3ffd33cf | 13561 | |
285ca992 | 13562 | end_codep = codep; |
8bb15339 | 13563 | if (need_modrm) |
252b5132 RH |
13564 | { |
13565 | FETCH_DATA (info, codep + 1); | |
7967e09e L |
13566 | modrm.mod = (*codep >> 6) & 3; |
13567 | modrm.reg = (*codep >> 3) & 7; | |
13568 | modrm.rm = *codep & 7; | |
252b5132 RH |
13569 | } |
13570 | ||
42d5f9c6 MS |
13571 | need_vex = 0; |
13572 | need_vex_reg = 0; | |
13573 | vex_w_done = 0; | |
43234a1e | 13574 | vex.evex = 0; |
55b126d4 | 13575 | |
ce518a5f | 13576 | if (dp->name == NULL && dp->op[0].bytemode == FLOATCODE) |
252b5132 | 13577 | { |
55cf16e1 | 13578 | get_sib (info, sizeflag); |
252b5132 RH |
13579 | dofloat (sizeflag); |
13580 | } | |
13581 | else | |
13582 | { | |
8bb15339 | 13583 | dp = get_valid_dis386 (dp, info); |
b844680a | 13584 | if (dp != NULL && putop (dp->name, sizeflag) == 0) |
6c067bbb | 13585 | { |
55cf16e1 | 13586 | get_sib (info, sizeflag); |
ce518a5f L |
13587 | for (i = 0; i < MAX_OPERANDS; ++i) |
13588 | { | |
246c51aa | 13589 | obufp = op_out[i]; |
ce518a5f L |
13590 | op_ad = MAX_OPERANDS - 1 - i; |
13591 | if (dp->op[i].rtn) | |
13592 | (*dp->op[i].rtn) (dp->op[i].bytemode, sizeflag); | |
43234a1e L |
13593 | /* For EVEX instruction after the last operand masking |
13594 | should be printed. */ | |
13595 | if (i == 0 && vex.evex) | |
13596 | { | |
13597 | /* Don't print {%k0}. */ | |
13598 | if (vex.mask_register_specifier) | |
13599 | { | |
13600 | oappend ("{"); | |
13601 | oappend (names_mask[vex.mask_register_specifier]); | |
13602 | oappend ("}"); | |
13603 | } | |
13604 | if (vex.zeroing) | |
13605 | oappend ("{z}"); | |
13606 | } | |
ce518a5f | 13607 | } |
6439fc28 | 13608 | } |
252b5132 RH |
13609 | } |
13610 | ||
d869730d | 13611 | /* Check if the REX prefix is used. */ |
e2e6193d | 13612 | if (rex_ignored == 0 && (rex ^ rex_used) == 0 && last_rex_prefix >= 0) |
f16cd0d5 L |
13613 | all_prefixes[last_rex_prefix] = 0; |
13614 | ||
5e6718e4 | 13615 | /* Check if the SEG prefix is used. */ |
f16cd0d5 L |
13616 | if ((prefixes & (PREFIX_CS | PREFIX_SS | PREFIX_DS | PREFIX_ES |
13617 | | PREFIX_FS | PREFIX_GS)) != 0 | |
285ca992 | 13618 | && (used_prefixes & active_seg_prefix) != 0) |
f16cd0d5 L |
13619 | all_prefixes[last_seg_prefix] = 0; |
13620 | ||
5e6718e4 | 13621 | /* Check if the ADDR prefix is used. */ |
f16cd0d5 L |
13622 | if ((prefixes & PREFIX_ADDR) != 0 |
13623 | && (used_prefixes & PREFIX_ADDR) != 0) | |
13624 | all_prefixes[last_addr_prefix] = 0; | |
13625 | ||
df18fdba L |
13626 | /* Check if the DATA prefix is used. */ |
13627 | if ((prefixes & PREFIX_DATA) != 0 | |
13628 | && (used_prefixes & PREFIX_DATA) != 0) | |
13629 | all_prefixes[last_data_prefix] = 0; | |
f16cd0d5 | 13630 | |
df18fdba | 13631 | /* Print the extra prefixes. */ |
f16cd0d5 | 13632 | prefix_length = 0; |
f310f33d | 13633 | for (i = 0; i < (int) ARRAY_SIZE (all_prefixes); i++) |
f16cd0d5 L |
13634 | if (all_prefixes[i]) |
13635 | { | |
13636 | const char *name; | |
df18fdba | 13637 | name = prefix_name (all_prefixes[i], orig_sizeflag); |
f16cd0d5 L |
13638 | if (name == NULL) |
13639 | abort (); | |
13640 | prefix_length += strlen (name) + 1; | |
13641 | (*info->fprintf_func) (info->stream, "%s ", name); | |
13642 | } | |
b844680a | 13643 | |
285ca992 L |
13644 | /* If the mandatory PREFIX_REPZ/PREFIX_REPNZ/PREFIX_DATA prefix is |
13645 | unused, opcode is invalid. Since the PREFIX_DATA prefix may be | |
13646 | used by putop and MMX/SSE operand and may be overriden by the | |
13647 | PREFIX_REPZ/PREFIX_REPNZ fix, we check the PREFIX_DATA prefix | |
13648 | separately. */ | |
3888916d | 13649 | if (dp->prefix_requirement == PREFIX_OPCODE |
285ca992 L |
13650 | && dp != &bad_opcode |
13651 | && (((prefixes | |
13652 | & (PREFIX_REPZ | PREFIX_REPNZ)) != 0 | |
13653 | && (used_prefixes | |
13654 | & (PREFIX_REPZ | PREFIX_REPNZ)) == 0) | |
13655 | || ((((prefixes | |
13656 | & (PREFIX_REPZ | PREFIX_REPNZ | PREFIX_DATA)) | |
13657 | == PREFIX_DATA) | |
13658 | && (used_prefixes & PREFIX_DATA) == 0)))) | |
13659 | { | |
13660 | (*info->fprintf_func) (info->stream, "(bad)"); | |
13661 | return end_codep - priv.the_buffer; | |
13662 | } | |
13663 | ||
f16cd0d5 L |
13664 | /* Check maximum code length. */ |
13665 | if ((codep - start_codep) > MAX_CODE_LENGTH) | |
13666 | { | |
13667 | (*info->fprintf_func) (info->stream, "(bad)"); | |
13668 | return MAX_CODE_LENGTH; | |
13669 | } | |
b844680a | 13670 | |
ea397f5b | 13671 | obufp = mnemonicendp; |
f16cd0d5 | 13672 | for (i = strlen (obuf) + prefix_length; i < 6; i++) |
252b5132 RH |
13673 | oappend (" "); |
13674 | oappend (" "); | |
13675 | (*info->fprintf_func) (info->stream, "%s", obuf); | |
13676 | ||
13677 | /* The enter and bound instructions are printed with operands in the same | |
13678 | order as the intel book; everything else is printed in reverse order. */ | |
2da11e11 | 13679 | if (intel_syntax || two_source_ops) |
252b5132 | 13680 | { |
185b1163 L |
13681 | bfd_vma riprel; |
13682 | ||
ce518a5f | 13683 | for (i = 0; i < MAX_OPERANDS; ++i) |
6c067bbb | 13684 | op_txt[i] = op_out[i]; |
246c51aa | 13685 | |
3a8547d2 JB |
13686 | if (intel_syntax && dp && dp->op[2].rtn == OP_Rounding |
13687 | && dp->op[3].rtn == OP_E && dp->op[4].rtn == NULL) | |
13688 | { | |
13689 | op_txt[2] = op_out[3]; | |
13690 | op_txt[3] = op_out[2]; | |
13691 | } | |
13692 | ||
ce518a5f L |
13693 | for (i = 0; i < (MAX_OPERANDS >> 1); ++i) |
13694 | { | |
6c067bbb RM |
13695 | op_ad = op_index[i]; |
13696 | op_index[i] = op_index[MAX_OPERANDS - 1 - i]; | |
13697 | op_index[MAX_OPERANDS - 1 - i] = op_ad; | |
185b1163 L |
13698 | riprel = op_riprel[i]; |
13699 | op_riprel[i] = op_riprel [MAX_OPERANDS - 1 - i]; | |
13700 | op_riprel[MAX_OPERANDS - 1 - i] = riprel; | |
ce518a5f | 13701 | } |
252b5132 RH |
13702 | } |
13703 | else | |
13704 | { | |
ce518a5f | 13705 | for (i = 0; i < MAX_OPERANDS; ++i) |
6c067bbb | 13706 | op_txt[MAX_OPERANDS - 1 - i] = op_out[i]; |
050dfa73 MM |
13707 | } |
13708 | ||
ce518a5f L |
13709 | needcomma = 0; |
13710 | for (i = 0; i < MAX_OPERANDS; ++i) | |
13711 | if (*op_txt[i]) | |
13712 | { | |
13713 | if (needcomma) | |
13714 | (*info->fprintf_func) (info->stream, ","); | |
13715 | if (op_index[i] != -1 && !op_riprel[i]) | |
13716 | (*info->print_address_func) ((bfd_vma) op_address[op_index[i]], info); | |
13717 | else | |
13718 | (*info->fprintf_func) (info->stream, "%s", op_txt[i]); | |
13719 | needcomma = 1; | |
13720 | } | |
050dfa73 | 13721 | |
ce518a5f | 13722 | for (i = 0; i < MAX_OPERANDS; i++) |
52b15da3 JH |
13723 | if (op_index[i] != -1 && op_riprel[i]) |
13724 | { | |
13725 | (*info->fprintf_func) (info->stream, " # "); | |
4fd7268a | 13726 | (*info->print_address_func) ((bfd_vma) (start_pc + (codep - start_codep) |
52b15da3 | 13727 | + op_address[op_index[i]]), info); |
185b1163 | 13728 | break; |
52b15da3 | 13729 | } |
e396998b | 13730 | return codep - priv.the_buffer; |
252b5132 RH |
13731 | } |
13732 | ||
6439fc28 | 13733 | static const char *float_mem[] = { |
252b5132 | 13734 | /* d8 */ |
7c52e0e8 L |
13735 | "fadd{s|}", |
13736 | "fmul{s|}", | |
13737 | "fcom{s|}", | |
13738 | "fcomp{s|}", | |
13739 | "fsub{s|}", | |
13740 | "fsubr{s|}", | |
13741 | "fdiv{s|}", | |
13742 | "fdivr{s|}", | |
db6eb5be | 13743 | /* d9 */ |
7c52e0e8 | 13744 | "fld{s|}", |
252b5132 | 13745 | "(bad)", |
7c52e0e8 L |
13746 | "fst{s|}", |
13747 | "fstp{s|}", | |
9306ca4a | 13748 | "fldenvIC", |
252b5132 | 13749 | "fldcw", |
9306ca4a | 13750 | "fNstenvIC", |
252b5132 RH |
13751 | "fNstcw", |
13752 | /* da */ | |
7c52e0e8 L |
13753 | "fiadd{l|}", |
13754 | "fimul{l|}", | |
13755 | "ficom{l|}", | |
13756 | "ficomp{l|}", | |
13757 | "fisub{l|}", | |
13758 | "fisubr{l|}", | |
13759 | "fidiv{l|}", | |
13760 | "fidivr{l|}", | |
252b5132 | 13761 | /* db */ |
7c52e0e8 L |
13762 | "fild{l|}", |
13763 | "fisttp{l|}", | |
13764 | "fist{l|}", | |
13765 | "fistp{l|}", | |
252b5132 | 13766 | "(bad)", |
6439fc28 | 13767 | "fld{t||t|}", |
252b5132 | 13768 | "(bad)", |
6439fc28 | 13769 | "fstp{t||t|}", |
252b5132 | 13770 | /* dc */ |
7c52e0e8 L |
13771 | "fadd{l|}", |
13772 | "fmul{l|}", | |
13773 | "fcom{l|}", | |
13774 | "fcomp{l|}", | |
13775 | "fsub{l|}", | |
13776 | "fsubr{l|}", | |
13777 | "fdiv{l|}", | |
13778 | "fdivr{l|}", | |
252b5132 | 13779 | /* dd */ |
7c52e0e8 L |
13780 | "fld{l|}", |
13781 | "fisttp{ll|}", | |
13782 | "fst{l||}", | |
13783 | "fstp{l|}", | |
9306ca4a | 13784 | "frstorIC", |
252b5132 | 13785 | "(bad)", |
9306ca4a | 13786 | "fNsaveIC", |
252b5132 RH |
13787 | "fNstsw", |
13788 | /* de */ | |
13789 | "fiadd", | |
13790 | "fimul", | |
13791 | "ficom", | |
13792 | "ficomp", | |
13793 | "fisub", | |
13794 | "fisubr", | |
13795 | "fidiv", | |
13796 | "fidivr", | |
13797 | /* df */ | |
13798 | "fild", | |
ca164297 | 13799 | "fisttp", |
252b5132 RH |
13800 | "fist", |
13801 | "fistp", | |
13802 | "fbld", | |
7c52e0e8 | 13803 | "fild{ll|}", |
252b5132 | 13804 | "fbstp", |
7c52e0e8 | 13805 | "fistp{ll|}", |
1d9f512f AM |
13806 | }; |
13807 | ||
13808 | static const unsigned char float_mem_mode[] = { | |
13809 | /* d8 */ | |
13810 | d_mode, | |
13811 | d_mode, | |
13812 | d_mode, | |
13813 | d_mode, | |
13814 | d_mode, | |
13815 | d_mode, | |
13816 | d_mode, | |
13817 | d_mode, | |
13818 | /* d9 */ | |
13819 | d_mode, | |
13820 | 0, | |
13821 | d_mode, | |
13822 | d_mode, | |
13823 | 0, | |
13824 | w_mode, | |
13825 | 0, | |
13826 | w_mode, | |
13827 | /* da */ | |
13828 | d_mode, | |
13829 | d_mode, | |
13830 | d_mode, | |
13831 | d_mode, | |
13832 | d_mode, | |
13833 | d_mode, | |
13834 | d_mode, | |
13835 | d_mode, | |
13836 | /* db */ | |
13837 | d_mode, | |
13838 | d_mode, | |
13839 | d_mode, | |
13840 | d_mode, | |
13841 | 0, | |
9306ca4a | 13842 | t_mode, |
1d9f512f | 13843 | 0, |
9306ca4a | 13844 | t_mode, |
1d9f512f AM |
13845 | /* dc */ |
13846 | q_mode, | |
13847 | q_mode, | |
13848 | q_mode, | |
13849 | q_mode, | |
13850 | q_mode, | |
13851 | q_mode, | |
13852 | q_mode, | |
13853 | q_mode, | |
13854 | /* dd */ | |
13855 | q_mode, | |
13856 | q_mode, | |
13857 | q_mode, | |
13858 | q_mode, | |
13859 | 0, | |
13860 | 0, | |
13861 | 0, | |
13862 | w_mode, | |
13863 | /* de */ | |
13864 | w_mode, | |
13865 | w_mode, | |
13866 | w_mode, | |
13867 | w_mode, | |
13868 | w_mode, | |
13869 | w_mode, | |
13870 | w_mode, | |
13871 | w_mode, | |
13872 | /* df */ | |
13873 | w_mode, | |
13874 | w_mode, | |
13875 | w_mode, | |
13876 | w_mode, | |
9306ca4a | 13877 | t_mode, |
1d9f512f | 13878 | q_mode, |
9306ca4a | 13879 | t_mode, |
1d9f512f | 13880 | q_mode |
252b5132 RH |
13881 | }; |
13882 | ||
ce518a5f L |
13883 | #define ST { OP_ST, 0 } |
13884 | #define STi { OP_STi, 0 } | |
252b5132 | 13885 | |
bf890a93 IT |
13886 | #define FGRPd9_2 NULL, { { NULL, 0 } }, 0 |
13887 | #define FGRPd9_4 NULL, { { NULL, 1 } }, 0 | |
13888 | #define FGRPd9_5 NULL, { { NULL, 2 } }, 0 | |
13889 | #define FGRPd9_6 NULL, { { NULL, 3 } }, 0 | |
13890 | #define FGRPd9_7 NULL, { { NULL, 4 } }, 0 | |
13891 | #define FGRPda_5 NULL, { { NULL, 5 } }, 0 | |
13892 | #define FGRPdb_4 NULL, { { NULL, 6 } }, 0 | |
13893 | #define FGRPde_3 NULL, { { NULL, 7 } }, 0 | |
13894 | #define FGRPdf_4 NULL, { { NULL, 8 } }, 0 | |
252b5132 | 13895 | |
2da11e11 | 13896 | static const struct dis386 float_reg[][8] = { |
252b5132 RH |
13897 | /* d8 */ |
13898 | { | |
bf890a93 IT |
13899 | { "fadd", { ST, STi }, 0 }, |
13900 | { "fmul", { ST, STi }, 0 }, | |
13901 | { "fcom", { STi }, 0 }, | |
13902 | { "fcomp", { STi }, 0 }, | |
13903 | { "fsub", { ST, STi }, 0 }, | |
13904 | { "fsubr", { ST, STi }, 0 }, | |
13905 | { "fdiv", { ST, STi }, 0 }, | |
13906 | { "fdivr", { ST, STi }, 0 }, | |
252b5132 RH |
13907 | }, |
13908 | /* d9 */ | |
13909 | { | |
bf890a93 IT |
13910 | { "fld", { STi }, 0 }, |
13911 | { "fxch", { STi }, 0 }, | |
252b5132 | 13912 | { FGRPd9_2 }, |
592d1631 | 13913 | { Bad_Opcode }, |
252b5132 RH |
13914 | { FGRPd9_4 }, |
13915 | { FGRPd9_5 }, | |
13916 | { FGRPd9_6 }, | |
13917 | { FGRPd9_7 }, | |
13918 | }, | |
13919 | /* da */ | |
13920 | { | |
bf890a93 IT |
13921 | { "fcmovb", { ST, STi }, 0 }, |
13922 | { "fcmove", { ST, STi }, 0 }, | |
13923 | { "fcmovbe",{ ST, STi }, 0 }, | |
13924 | { "fcmovu", { ST, STi }, 0 }, | |
592d1631 | 13925 | { Bad_Opcode }, |
252b5132 | 13926 | { FGRPda_5 }, |
592d1631 L |
13927 | { Bad_Opcode }, |
13928 | { Bad_Opcode }, | |
252b5132 RH |
13929 | }, |
13930 | /* db */ | |
13931 | { | |
bf890a93 IT |
13932 | { "fcmovnb",{ ST, STi }, 0 }, |
13933 | { "fcmovne",{ ST, STi }, 0 }, | |
13934 | { "fcmovnbe",{ ST, STi }, 0 }, | |
13935 | { "fcmovnu",{ ST, STi }, 0 }, | |
252b5132 | 13936 | { FGRPdb_4 }, |
bf890a93 IT |
13937 | { "fucomi", { ST, STi }, 0 }, |
13938 | { "fcomi", { ST, STi }, 0 }, | |
592d1631 | 13939 | { Bad_Opcode }, |
252b5132 RH |
13940 | }, |
13941 | /* dc */ | |
13942 | { | |
bf890a93 IT |
13943 | { "fadd", { STi, ST }, 0 }, |
13944 | { "fmul", { STi, ST }, 0 }, | |
592d1631 L |
13945 | { Bad_Opcode }, |
13946 | { Bad_Opcode }, | |
bf890a93 IT |
13947 | { "fsub!M", { STi, ST }, 0 }, |
13948 | { "fsubM", { STi, ST }, 0 }, | |
13949 | { "fdiv!M", { STi, ST }, 0 }, | |
13950 | { "fdivM", { STi, ST }, 0 }, | |
252b5132 RH |
13951 | }, |
13952 | /* dd */ | |
13953 | { | |
bf890a93 | 13954 | { "ffree", { STi }, 0 }, |
592d1631 | 13955 | { Bad_Opcode }, |
bf890a93 IT |
13956 | { "fst", { STi }, 0 }, |
13957 | { "fstp", { STi }, 0 }, | |
13958 | { "fucom", { STi }, 0 }, | |
13959 | { "fucomp", { STi }, 0 }, | |
592d1631 L |
13960 | { Bad_Opcode }, |
13961 | { Bad_Opcode }, | |
252b5132 RH |
13962 | }, |
13963 | /* de */ | |
13964 | { | |
bf890a93 IT |
13965 | { "faddp", { STi, ST }, 0 }, |
13966 | { "fmulp", { STi, ST }, 0 }, | |
592d1631 | 13967 | { Bad_Opcode }, |
252b5132 | 13968 | { FGRPde_3 }, |
bf890a93 IT |
13969 | { "fsub!Mp", { STi, ST }, 0 }, |
13970 | { "fsubMp", { STi, ST }, 0 }, | |
13971 | { "fdiv!Mp", { STi, ST }, 0 }, | |
13972 | { "fdivMp", { STi, ST }, 0 }, | |
252b5132 RH |
13973 | }, |
13974 | /* df */ | |
13975 | { | |
bf890a93 | 13976 | { "ffreep", { STi }, 0 }, |
592d1631 L |
13977 | { Bad_Opcode }, |
13978 | { Bad_Opcode }, | |
13979 | { Bad_Opcode }, | |
252b5132 | 13980 | { FGRPdf_4 }, |
bf890a93 IT |
13981 | { "fucomip", { ST, STi }, 0 }, |
13982 | { "fcomip", { ST, STi }, 0 }, | |
592d1631 | 13983 | { Bad_Opcode }, |
252b5132 RH |
13984 | }, |
13985 | }; | |
13986 | ||
252b5132 RH |
13987 | static char *fgrps[][8] = { |
13988 | /* d9_2 0 */ | |
13989 | { | |
13990 | "fnop","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
13991 | }, | |
13992 | ||
13993 | /* d9_4 1 */ | |
13994 | { | |
13995 | "fchs","fabs","(bad)","(bad)","ftst","fxam","(bad)","(bad)", | |
13996 | }, | |
13997 | ||
13998 | /* d9_5 2 */ | |
13999 | { | |
14000 | "fld1","fldl2t","fldl2e","fldpi","fldlg2","fldln2","fldz","(bad)", | |
14001 | }, | |
14002 | ||
14003 | /* d9_6 3 */ | |
14004 | { | |
14005 | "f2xm1","fyl2x","fptan","fpatan","fxtract","fprem1","fdecstp","fincstp", | |
14006 | }, | |
14007 | ||
14008 | /* d9_7 4 */ | |
14009 | { | |
14010 | "fprem","fyl2xp1","fsqrt","fsincos","frndint","fscale","fsin","fcos", | |
14011 | }, | |
14012 | ||
14013 | /* da_5 5 */ | |
14014 | { | |
14015 | "(bad)","fucompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
14016 | }, | |
14017 | ||
14018 | /* db_4 6 */ | |
14019 | { | |
309d3373 JB |
14020 | "fNeni(8087 only)","fNdisi(8087 only)","fNclex","fNinit", |
14021 | "fNsetpm(287 only)","frstpm(287 only)","(bad)","(bad)", | |
252b5132 RH |
14022 | }, |
14023 | ||
14024 | /* de_3 7 */ | |
14025 | { | |
14026 | "(bad)","fcompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
14027 | }, | |
14028 | ||
14029 | /* df_4 8 */ | |
14030 | { | |
14031 | "fNstsw","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)", | |
14032 | }, | |
14033 | }; | |
14034 | ||
b6169b20 L |
14035 | static void |
14036 | swap_operand (void) | |
14037 | { | |
14038 | mnemonicendp[0] = '.'; | |
14039 | mnemonicendp[1] = 's'; | |
14040 | mnemonicendp += 2; | |
14041 | } | |
14042 | ||
b844680a L |
14043 | static void |
14044 | OP_Skip_MODRM (int bytemode ATTRIBUTE_UNUSED, | |
14045 | int sizeflag ATTRIBUTE_UNUSED) | |
14046 | { | |
14047 | /* Skip mod/rm byte. */ | |
14048 | MODRM_CHECK; | |
14049 | codep++; | |
14050 | } | |
14051 | ||
252b5132 | 14052 | static void |
26ca5450 | 14053 | dofloat (int sizeflag) |
252b5132 | 14054 | { |
2da11e11 | 14055 | const struct dis386 *dp; |
252b5132 RH |
14056 | unsigned char floatop; |
14057 | ||
14058 | floatop = codep[-1]; | |
14059 | ||
7967e09e | 14060 | if (modrm.mod != 3) |
252b5132 | 14061 | { |
7967e09e | 14062 | int fp_indx = (floatop - 0xd8) * 8 + modrm.reg; |
1d9f512f AM |
14063 | |
14064 | putop (float_mem[fp_indx], sizeflag); | |
ce518a5f | 14065 | obufp = op_out[0]; |
6e50d963 | 14066 | op_ad = 2; |
1d9f512f | 14067 | OP_E (float_mem_mode[fp_indx], sizeflag); |
252b5132 RH |
14068 | return; |
14069 | } | |
6608db57 | 14070 | /* Skip mod/rm byte. */ |
4bba6815 | 14071 | MODRM_CHECK; |
252b5132 RH |
14072 | codep++; |
14073 | ||
7967e09e | 14074 | dp = &float_reg[floatop - 0xd8][modrm.reg]; |
252b5132 RH |
14075 | if (dp->name == NULL) |
14076 | { | |
7967e09e | 14077 | putop (fgrps[dp->op[0].bytemode][modrm.rm], sizeflag); |
252b5132 | 14078 | |
6608db57 | 14079 | /* Instruction fnstsw is only one with strange arg. */ |
252b5132 | 14080 | if (floatop == 0xdf && codep[-1] == 0xe0) |
ce518a5f | 14081 | strcpy (op_out[0], names16[0]); |
252b5132 RH |
14082 | } |
14083 | else | |
14084 | { | |
14085 | putop (dp->name, sizeflag); | |
14086 | ||
ce518a5f | 14087 | obufp = op_out[0]; |
6e50d963 | 14088 | op_ad = 2; |
ce518a5f L |
14089 | if (dp->op[0].rtn) |
14090 | (*dp->op[0].rtn) (dp->op[0].bytemode, sizeflag); | |
6e50d963 | 14091 | |
ce518a5f | 14092 | obufp = op_out[1]; |
6e50d963 | 14093 | op_ad = 1; |
ce518a5f L |
14094 | if (dp->op[1].rtn) |
14095 | (*dp->op[1].rtn) (dp->op[1].bytemode, sizeflag); | |
252b5132 RH |
14096 | } |
14097 | } | |
14098 | ||
9ce09ba2 RM |
14099 | /* Like oappend (below), but S is a string starting with '%'. |
14100 | In Intel syntax, the '%' is elided. */ | |
14101 | static void | |
14102 | oappend_maybe_intel (const char *s) | |
14103 | { | |
14104 | oappend (s + intel_syntax); | |
14105 | } | |
14106 | ||
252b5132 | 14107 | static void |
26ca5450 | 14108 | OP_ST (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 14109 | { |
9ce09ba2 | 14110 | oappend_maybe_intel ("%st"); |
252b5132 RH |
14111 | } |
14112 | ||
252b5132 | 14113 | static void |
26ca5450 | 14114 | OP_STi (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 14115 | { |
7967e09e | 14116 | sprintf (scratchbuf, "%%st(%d)", modrm.rm); |
9ce09ba2 | 14117 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
14118 | } |
14119 | ||
6608db57 | 14120 | /* Capital letters in template are macros. */ |
6439fc28 | 14121 | static int |
d3ce72d0 | 14122 | putop (const char *in_template, int sizeflag) |
252b5132 | 14123 | { |
2da11e11 | 14124 | const char *p; |
9306ca4a | 14125 | int alt = 0; |
9d141669 | 14126 | int cond = 1; |
98b528ac L |
14127 | unsigned int l = 0, len = 1; |
14128 | char last[4]; | |
14129 | ||
14130 | #define SAVE_LAST(c) \ | |
14131 | if (l < len && l < sizeof (last)) \ | |
14132 | last[l++] = c; \ | |
14133 | else \ | |
14134 | abort (); | |
252b5132 | 14135 | |
d3ce72d0 | 14136 | for (p = in_template; *p; p++) |
252b5132 RH |
14137 | { |
14138 | switch (*p) | |
14139 | { | |
14140 | default: | |
14141 | *obufp++ = *p; | |
14142 | break; | |
98b528ac L |
14143 | case '%': |
14144 | len++; | |
14145 | break; | |
9d141669 L |
14146 | case '!': |
14147 | cond = 0; | |
14148 | break; | |
6439fc28 | 14149 | case '{': |
6439fc28 | 14150 | if (intel_syntax) |
6439fc28 AM |
14151 | { |
14152 | while (*++p != '|') | |
7c52e0e8 L |
14153 | if (*p == '}' || *p == '\0') |
14154 | abort (); | |
6439fc28 | 14155 | } |
9306ca4a JB |
14156 | /* Fall through. */ |
14157 | case 'I': | |
14158 | alt = 1; | |
14159 | continue; | |
6439fc28 AM |
14160 | case '|': |
14161 | while (*++p != '}') | |
14162 | { | |
14163 | if (*p == '\0') | |
14164 | abort (); | |
14165 | } | |
14166 | break; | |
14167 | case '}': | |
14168 | break; | |
252b5132 | 14169 | case 'A': |
db6eb5be AM |
14170 | if (intel_syntax) |
14171 | break; | |
7967e09e | 14172 | if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS)) |
252b5132 RH |
14173 | *obufp++ = 'b'; |
14174 | break; | |
14175 | case 'B': | |
4b06377f L |
14176 | if (l == 0 && len == 1) |
14177 | { | |
14178 | case_B: | |
14179 | if (intel_syntax) | |
14180 | break; | |
14181 | if (sizeflag & SUFFIX_ALWAYS) | |
14182 | *obufp++ = 'b'; | |
14183 | } | |
14184 | else | |
14185 | { | |
14186 | if (l != 1 | |
14187 | || len != 2 | |
14188 | || last[0] != 'L') | |
14189 | { | |
14190 | SAVE_LAST (*p); | |
14191 | break; | |
14192 | } | |
14193 | ||
14194 | if (address_mode == mode_64bit | |
14195 | && !(prefixes & PREFIX_ADDR)) | |
14196 | { | |
14197 | *obufp++ = 'a'; | |
14198 | *obufp++ = 'b'; | |
14199 | *obufp++ = 's'; | |
14200 | } | |
14201 | ||
14202 | goto case_B; | |
14203 | } | |
252b5132 | 14204 | break; |
9306ca4a JB |
14205 | case 'C': |
14206 | if (intel_syntax && !alt) | |
14207 | break; | |
14208 | if ((prefixes & PREFIX_DATA) || (sizeflag & SUFFIX_ALWAYS)) | |
14209 | { | |
14210 | if (sizeflag & DFLAG) | |
14211 | *obufp++ = intel_syntax ? 'd' : 'l'; | |
14212 | else | |
14213 | *obufp++ = intel_syntax ? 'w' : 's'; | |
14214 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14215 | } | |
14216 | break; | |
ed7841b3 JB |
14217 | case 'D': |
14218 | if (intel_syntax || !(sizeflag & SUFFIX_ALWAYS)) | |
14219 | break; | |
161a04f6 | 14220 | USED_REX (REX_W); |
7967e09e | 14221 | if (modrm.mod == 3) |
ed7841b3 | 14222 | { |
161a04f6 | 14223 | if (rex & REX_W) |
ed7841b3 | 14224 | *obufp++ = 'q'; |
ed7841b3 | 14225 | else |
f16cd0d5 L |
14226 | { |
14227 | if (sizeflag & DFLAG) | |
14228 | *obufp++ = intel_syntax ? 'd' : 'l'; | |
14229 | else | |
14230 | *obufp++ = 'w'; | |
14231 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14232 | } | |
ed7841b3 JB |
14233 | } |
14234 | else | |
14235 | *obufp++ = 'w'; | |
14236 | break; | |
252b5132 | 14237 | case 'E': /* For jcxz/jecxz */ |
cb712a9e | 14238 | if (address_mode == mode_64bit) |
c1a64871 JH |
14239 | { |
14240 | if (sizeflag & AFLAG) | |
14241 | *obufp++ = 'r'; | |
14242 | else | |
14243 | *obufp++ = 'e'; | |
14244 | } | |
14245 | else | |
14246 | if (sizeflag & AFLAG) | |
14247 | *obufp++ = 'e'; | |
3ffd33cf AM |
14248 | used_prefixes |= (prefixes & PREFIX_ADDR); |
14249 | break; | |
14250 | case 'F': | |
db6eb5be AM |
14251 | if (intel_syntax) |
14252 | break; | |
e396998b | 14253 | if ((prefixes & PREFIX_ADDR) || (sizeflag & SUFFIX_ALWAYS)) |
3ffd33cf AM |
14254 | { |
14255 | if (sizeflag & AFLAG) | |
cb712a9e | 14256 | *obufp++ = address_mode == mode_64bit ? 'q' : 'l'; |
3ffd33cf | 14257 | else |
cb712a9e | 14258 | *obufp++ = address_mode == mode_64bit ? 'l' : 'w'; |
3ffd33cf AM |
14259 | used_prefixes |= (prefixes & PREFIX_ADDR); |
14260 | } | |
252b5132 | 14261 | break; |
52fd6d94 JB |
14262 | case 'G': |
14263 | if (intel_syntax || (obufp[-1] != 's' && !(sizeflag & SUFFIX_ALWAYS))) | |
14264 | break; | |
161a04f6 | 14265 | if ((rex & REX_W) || (sizeflag & DFLAG)) |
52fd6d94 JB |
14266 | *obufp++ = 'l'; |
14267 | else | |
14268 | *obufp++ = 'w'; | |
161a04f6 | 14269 | if (!(rex & REX_W)) |
52fd6d94 JB |
14270 | used_prefixes |= (prefixes & PREFIX_DATA); |
14271 | break; | |
5dd0794d | 14272 | case 'H': |
db6eb5be AM |
14273 | if (intel_syntax) |
14274 | break; | |
5dd0794d AM |
14275 | if ((prefixes & (PREFIX_CS | PREFIX_DS)) == PREFIX_CS |
14276 | || (prefixes & (PREFIX_CS | PREFIX_DS)) == PREFIX_DS) | |
14277 | { | |
14278 | used_prefixes |= prefixes & (PREFIX_CS | PREFIX_DS); | |
14279 | *obufp++ = ','; | |
14280 | *obufp++ = 'p'; | |
14281 | if (prefixes & PREFIX_DS) | |
14282 | *obufp++ = 't'; | |
14283 | else | |
14284 | *obufp++ = 'n'; | |
14285 | } | |
14286 | break; | |
9306ca4a JB |
14287 | case 'J': |
14288 | if (intel_syntax) | |
14289 | break; | |
14290 | *obufp++ = 'l'; | |
14291 | break; | |
42903f7f L |
14292 | case 'K': |
14293 | USED_REX (REX_W); | |
14294 | if (rex & REX_W) | |
14295 | *obufp++ = 'q'; | |
14296 | else | |
14297 | *obufp++ = 'd'; | |
14298 | break; | |
6dd5059a | 14299 | case 'Z': |
04d824a4 JB |
14300 | if (l != 0 || len != 1) |
14301 | { | |
14302 | if (l != 1 || len != 2 || last[0] != 'X') | |
14303 | { | |
14304 | SAVE_LAST (*p); | |
14305 | break; | |
14306 | } | |
14307 | if (!need_vex || !vex.evex) | |
14308 | abort (); | |
14309 | if (intel_syntax | |
14310 | || ((modrm.mod == 3 || vex.b) && !(sizeflag & SUFFIX_ALWAYS))) | |
14311 | break; | |
14312 | switch (vex.length) | |
14313 | { | |
14314 | case 128: | |
14315 | *obufp++ = 'x'; | |
14316 | break; | |
14317 | case 256: | |
14318 | *obufp++ = 'y'; | |
14319 | break; | |
14320 | case 512: | |
14321 | *obufp++ = 'z'; | |
14322 | break; | |
14323 | default: | |
14324 | abort (); | |
14325 | } | |
14326 | break; | |
14327 | } | |
6dd5059a L |
14328 | if (intel_syntax) |
14329 | break; | |
14330 | if (address_mode == mode_64bit && (sizeflag & SUFFIX_ALWAYS)) | |
14331 | { | |
14332 | *obufp++ = 'q'; | |
14333 | break; | |
14334 | } | |
14335 | /* Fall through. */ | |
98b528ac | 14336 | goto case_L; |
252b5132 | 14337 | case 'L': |
98b528ac L |
14338 | if (l != 0 || len != 1) |
14339 | { | |
14340 | SAVE_LAST (*p); | |
14341 | break; | |
14342 | } | |
14343 | case_L: | |
db6eb5be AM |
14344 | if (intel_syntax) |
14345 | break; | |
252b5132 RH |
14346 | if (sizeflag & SUFFIX_ALWAYS) |
14347 | *obufp++ = 'l'; | |
252b5132 | 14348 | break; |
9d141669 L |
14349 | case 'M': |
14350 | if (intel_mnemonic != cond) | |
14351 | *obufp++ = 'r'; | |
14352 | break; | |
252b5132 RH |
14353 | case 'N': |
14354 | if ((prefixes & PREFIX_FWAIT) == 0) | |
14355 | *obufp++ = 'n'; | |
7d421014 ILT |
14356 | else |
14357 | used_prefixes |= PREFIX_FWAIT; | |
252b5132 | 14358 | break; |
52b15da3 | 14359 | case 'O': |
161a04f6 L |
14360 | USED_REX (REX_W); |
14361 | if (rex & REX_W) | |
6439fc28 | 14362 | *obufp++ = 'o'; |
a35ca55a JB |
14363 | else if (intel_syntax && (sizeflag & DFLAG)) |
14364 | *obufp++ = 'q'; | |
52b15da3 JH |
14365 | else |
14366 | *obufp++ = 'd'; | |
161a04f6 | 14367 | if (!(rex & REX_W)) |
a35ca55a | 14368 | used_prefixes |= (prefixes & PREFIX_DATA); |
52b15da3 | 14369 | break; |
07f5af7d L |
14370 | case '&': |
14371 | if (!intel_syntax | |
14372 | && address_mode == mode_64bit | |
14373 | && isa64 == intel64) | |
14374 | { | |
14375 | *obufp++ = 'q'; | |
14376 | break; | |
14377 | } | |
14378 | /* Fall through. */ | |
6439fc28 | 14379 | case 'T': |
d9e3625e L |
14380 | if (!intel_syntax |
14381 | && address_mode == mode_64bit | |
7bb15c6f | 14382 | && ((sizeflag & DFLAG) || (rex & REX_W))) |
6439fc28 AM |
14383 | { |
14384 | *obufp++ = 'q'; | |
14385 | break; | |
14386 | } | |
6608db57 | 14387 | /* Fall through. */ |
4b4c407a | 14388 | goto case_P; |
252b5132 | 14389 | case 'P': |
4b4c407a | 14390 | if (l == 0 && len == 1) |
d9e3625e | 14391 | { |
4b4c407a L |
14392 | case_P: |
14393 | if (intel_syntax) | |
d9e3625e | 14394 | { |
4b4c407a L |
14395 | if ((rex & REX_W) == 0 |
14396 | && (prefixes & PREFIX_DATA)) | |
14397 | { | |
14398 | if ((sizeflag & DFLAG) == 0) | |
14399 | *obufp++ = 'w'; | |
14400 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14401 | } | |
14402 | break; | |
14403 | } | |
14404 | if ((prefixes & PREFIX_DATA) | |
14405 | || (rex & REX_W) | |
14406 | || (sizeflag & SUFFIX_ALWAYS)) | |
14407 | { | |
14408 | USED_REX (REX_W); | |
14409 | if (rex & REX_W) | |
14410 | *obufp++ = 'q'; | |
14411 | else | |
14412 | { | |
14413 | if (sizeflag & DFLAG) | |
14414 | *obufp++ = 'l'; | |
14415 | else | |
14416 | *obufp++ = 'w'; | |
14417 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14418 | } | |
d9e3625e | 14419 | } |
d9e3625e | 14420 | } |
4b4c407a | 14421 | else |
252b5132 | 14422 | { |
4b4c407a L |
14423 | if (l != 1 || len != 2 || last[0] != 'L') |
14424 | { | |
14425 | SAVE_LAST (*p); | |
14426 | break; | |
14427 | } | |
14428 | ||
14429 | if ((prefixes & PREFIX_DATA) | |
14430 | || (rex & REX_W) | |
14431 | || (sizeflag & SUFFIX_ALWAYS)) | |
52b15da3 | 14432 | { |
4b4c407a L |
14433 | USED_REX (REX_W); |
14434 | if (rex & REX_W) | |
14435 | *obufp++ = 'q'; | |
14436 | else | |
14437 | { | |
14438 | if (sizeflag & DFLAG) | |
14439 | *obufp++ = intel_syntax ? 'd' : 'l'; | |
14440 | else | |
14441 | *obufp++ = 'w'; | |
14442 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14443 | } | |
52b15da3 | 14444 | } |
252b5132 RH |
14445 | } |
14446 | break; | |
6439fc28 | 14447 | case 'U': |
db6eb5be AM |
14448 | if (intel_syntax) |
14449 | break; | |
7bb15c6f | 14450 | if (address_mode == mode_64bit |
6c067bbb | 14451 | && ((sizeflag & DFLAG) || (rex & REX_W))) |
6439fc28 | 14452 | { |
7967e09e | 14453 | if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS)) |
1a114b12 | 14454 | *obufp++ = 'q'; |
6439fc28 AM |
14455 | break; |
14456 | } | |
6608db57 | 14457 | /* Fall through. */ |
98b528ac | 14458 | goto case_Q; |
252b5132 | 14459 | case 'Q': |
98b528ac | 14460 | if (l == 0 && len == 1) |
252b5132 | 14461 | { |
98b528ac L |
14462 | case_Q: |
14463 | if (intel_syntax && !alt) | |
14464 | break; | |
14465 | USED_REX (REX_W); | |
14466 | if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS)) | |
52b15da3 | 14467 | { |
98b528ac L |
14468 | if (rex & REX_W) |
14469 | *obufp++ = 'q'; | |
52b15da3 | 14470 | else |
98b528ac L |
14471 | { |
14472 | if (sizeflag & DFLAG) | |
14473 | *obufp++ = intel_syntax ? 'd' : 'l'; | |
14474 | else | |
14475 | *obufp++ = 'w'; | |
f16cd0d5 | 14476 | used_prefixes |= (prefixes & PREFIX_DATA); |
98b528ac | 14477 | } |
52b15da3 | 14478 | } |
98b528ac L |
14479 | } |
14480 | else | |
14481 | { | |
14482 | if (l != 1 || len != 2 || last[0] != 'L') | |
14483 | { | |
14484 | SAVE_LAST (*p); | |
14485 | break; | |
14486 | } | |
14487 | if (intel_syntax | |
14488 | || (modrm.mod == 3 && !(sizeflag & SUFFIX_ALWAYS))) | |
14489 | break; | |
14490 | if ((rex & REX_W)) | |
14491 | { | |
14492 | USED_REX (REX_W); | |
14493 | *obufp++ = 'q'; | |
14494 | } | |
14495 | else | |
14496 | *obufp++ = 'l'; | |
252b5132 RH |
14497 | } |
14498 | break; | |
14499 | case 'R': | |
161a04f6 L |
14500 | USED_REX (REX_W); |
14501 | if (rex & REX_W) | |
a35ca55a JB |
14502 | *obufp++ = 'q'; |
14503 | else if (sizeflag & DFLAG) | |
c608c12e | 14504 | { |
a35ca55a | 14505 | if (intel_syntax) |
c608c12e | 14506 | *obufp++ = 'd'; |
c608c12e | 14507 | else |
a35ca55a | 14508 | *obufp++ = 'l'; |
c608c12e | 14509 | } |
252b5132 | 14510 | else |
a35ca55a JB |
14511 | *obufp++ = 'w'; |
14512 | if (intel_syntax && !p[1] | |
161a04f6 | 14513 | && ((rex & REX_W) || (sizeflag & DFLAG))) |
a35ca55a | 14514 | *obufp++ = 'e'; |
161a04f6 | 14515 | if (!(rex & REX_W)) |
52b15da3 | 14516 | used_prefixes |= (prefixes & PREFIX_DATA); |
252b5132 | 14517 | break; |
1a114b12 | 14518 | case 'V': |
4b06377f | 14519 | if (l == 0 && len == 1) |
1a114b12 | 14520 | { |
4b06377f L |
14521 | if (intel_syntax) |
14522 | break; | |
7bb15c6f | 14523 | if (address_mode == mode_64bit |
6c067bbb | 14524 | && ((sizeflag & DFLAG) || (rex & REX_W))) |
4b06377f L |
14525 | { |
14526 | if (sizeflag & SUFFIX_ALWAYS) | |
14527 | *obufp++ = 'q'; | |
14528 | break; | |
14529 | } | |
14530 | } | |
14531 | else | |
14532 | { | |
14533 | if (l != 1 | |
14534 | || len != 2 | |
14535 | || last[0] != 'L') | |
14536 | { | |
14537 | SAVE_LAST (*p); | |
14538 | break; | |
14539 | } | |
14540 | ||
14541 | if (rex & REX_W) | |
14542 | { | |
14543 | *obufp++ = 'a'; | |
14544 | *obufp++ = 'b'; | |
14545 | *obufp++ = 's'; | |
14546 | } | |
1a114b12 JB |
14547 | } |
14548 | /* Fall through. */ | |
4b06377f | 14549 | goto case_S; |
252b5132 | 14550 | case 'S': |
4b06377f | 14551 | if (l == 0 && len == 1) |
252b5132 | 14552 | { |
4b06377f L |
14553 | case_S: |
14554 | if (intel_syntax) | |
14555 | break; | |
14556 | if (sizeflag & SUFFIX_ALWAYS) | |
52b15da3 | 14557 | { |
4b06377f L |
14558 | if (rex & REX_W) |
14559 | *obufp++ = 'q'; | |
52b15da3 | 14560 | else |
4b06377f L |
14561 | { |
14562 | if (sizeflag & DFLAG) | |
14563 | *obufp++ = 'l'; | |
14564 | else | |
14565 | *obufp++ = 'w'; | |
14566 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14567 | } | |
14568 | } | |
14569 | } | |
14570 | else | |
14571 | { | |
14572 | if (l != 1 | |
14573 | || len != 2 | |
14574 | || last[0] != 'L') | |
14575 | { | |
14576 | SAVE_LAST (*p); | |
14577 | break; | |
52b15da3 | 14578 | } |
4b06377f L |
14579 | |
14580 | if (address_mode == mode_64bit | |
14581 | && !(prefixes & PREFIX_ADDR)) | |
14582 | { | |
14583 | *obufp++ = 'a'; | |
14584 | *obufp++ = 'b'; | |
14585 | *obufp++ = 's'; | |
14586 | } | |
14587 | ||
14588 | goto case_S; | |
252b5132 | 14589 | } |
252b5132 | 14590 | break; |
041bd2e0 | 14591 | case 'X': |
c0f3af97 L |
14592 | if (l != 0 || len != 1) |
14593 | { | |
14594 | SAVE_LAST (*p); | |
14595 | break; | |
14596 | } | |
14597 | if (need_vex && vex.prefix) | |
14598 | { | |
14599 | if (vex.prefix == DATA_PREFIX_OPCODE) | |
14600 | *obufp++ = 'd'; | |
14601 | else | |
14602 | *obufp++ = 's'; | |
14603 | } | |
041bd2e0 | 14604 | else |
f16cd0d5 L |
14605 | { |
14606 | if (prefixes & PREFIX_DATA) | |
14607 | *obufp++ = 'd'; | |
14608 | else | |
14609 | *obufp++ = 's'; | |
14610 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14611 | } | |
041bd2e0 | 14612 | break; |
76f227a5 | 14613 | case 'Y': |
c0f3af97 | 14614 | if (l == 0 && len == 1) |
76f227a5 | 14615 | { |
c0f3af97 L |
14616 | if (intel_syntax || !(sizeflag & SUFFIX_ALWAYS)) |
14617 | break; | |
14618 | if (rex & REX_W) | |
14619 | { | |
14620 | USED_REX (REX_W); | |
14621 | *obufp++ = 'q'; | |
14622 | } | |
14623 | break; | |
14624 | } | |
14625 | else | |
14626 | { | |
14627 | if (l != 1 || len != 2 || last[0] != 'X') | |
14628 | { | |
14629 | SAVE_LAST (*p); | |
14630 | break; | |
14631 | } | |
14632 | if (!need_vex) | |
14633 | abort (); | |
14634 | if (intel_syntax | |
04d824a4 | 14635 | || ((modrm.mod == 3 || vex.b) && !(sizeflag & SUFFIX_ALWAYS))) |
c0f3af97 L |
14636 | break; |
14637 | switch (vex.length) | |
14638 | { | |
14639 | case 128: | |
14640 | *obufp++ = 'x'; | |
14641 | break; | |
14642 | case 256: | |
14643 | *obufp++ = 'y'; | |
14644 | break; | |
04d824a4 JB |
14645 | case 512: |
14646 | if (!vex.evex) | |
c0f3af97 | 14647 | default: |
04d824a4 | 14648 | abort (); |
c0f3af97 | 14649 | } |
76f227a5 JH |
14650 | } |
14651 | break; | |
252b5132 | 14652 | case 'W': |
0bfee649 | 14653 | if (l == 0 && len == 1) |
a35ca55a | 14654 | { |
0bfee649 L |
14655 | /* operand size flag for cwtl, cbtw */ |
14656 | USED_REX (REX_W); | |
14657 | if (rex & REX_W) | |
14658 | { | |
14659 | if (intel_syntax) | |
14660 | *obufp++ = 'd'; | |
14661 | else | |
14662 | *obufp++ = 'l'; | |
14663 | } | |
14664 | else if (sizeflag & DFLAG) | |
14665 | *obufp++ = 'w'; | |
a35ca55a | 14666 | else |
0bfee649 L |
14667 | *obufp++ = 'b'; |
14668 | if (!(rex & REX_W)) | |
14669 | used_prefixes |= (prefixes & PREFIX_DATA); | |
a35ca55a | 14670 | } |
252b5132 | 14671 | else |
0bfee649 | 14672 | { |
6c30d220 L |
14673 | if (l != 1 |
14674 | || len != 2 | |
14675 | || (last[0] != 'X' | |
14676 | && last[0] != 'L')) | |
0bfee649 L |
14677 | { |
14678 | SAVE_LAST (*p); | |
14679 | break; | |
14680 | } | |
14681 | if (!need_vex) | |
14682 | abort (); | |
6c30d220 L |
14683 | if (last[0] == 'X') |
14684 | *obufp++ = vex.w ? 'd': 's'; | |
14685 | else | |
14686 | *obufp++ = vex.w ? 'q': 'd'; | |
0bfee649 | 14687 | } |
252b5132 | 14688 | break; |
a72d2af2 L |
14689 | case '^': |
14690 | if (intel_syntax) | |
14691 | break; | |
14692 | if ((prefixes & PREFIX_DATA) || (sizeflag & SUFFIX_ALWAYS)) | |
14693 | { | |
14694 | if (sizeflag & DFLAG) | |
14695 | *obufp++ = 'l'; | |
14696 | else | |
14697 | *obufp++ = 'w'; | |
14698 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14699 | } | |
14700 | break; | |
5db04b09 L |
14701 | case '@': |
14702 | if (intel_syntax) | |
14703 | break; | |
14704 | if (address_mode == mode_64bit | |
14705 | && (isa64 == intel64 | |
14706 | || ((sizeflag & DFLAG) || (rex & REX_W)))) | |
14707 | *obufp++ = 'q'; | |
14708 | else if ((prefixes & PREFIX_DATA)) | |
14709 | { | |
14710 | if (!(sizeflag & DFLAG)) | |
14711 | *obufp++ = 'w'; | |
14712 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14713 | } | |
14714 | break; | |
252b5132 | 14715 | } |
9306ca4a | 14716 | alt = 0; |
252b5132 RH |
14717 | } |
14718 | *obufp = 0; | |
ea397f5b | 14719 | mnemonicendp = obufp; |
6439fc28 | 14720 | return 0; |
252b5132 RH |
14721 | } |
14722 | ||
14723 | static void | |
26ca5450 | 14724 | oappend (const char *s) |
252b5132 | 14725 | { |
ea397f5b | 14726 | obufp = stpcpy (obufp, s); |
252b5132 RH |
14727 | } |
14728 | ||
14729 | static void | |
26ca5450 | 14730 | append_seg (void) |
252b5132 | 14731 | { |
285ca992 L |
14732 | /* Only print the active segment register. */ |
14733 | if (!active_seg_prefix) | |
14734 | return; | |
14735 | ||
14736 | used_prefixes |= active_seg_prefix; | |
14737 | switch (active_seg_prefix) | |
7d421014 | 14738 | { |
285ca992 | 14739 | case PREFIX_CS: |
9ce09ba2 | 14740 | oappend_maybe_intel ("%cs:"); |
285ca992 L |
14741 | break; |
14742 | case PREFIX_DS: | |
9ce09ba2 | 14743 | oappend_maybe_intel ("%ds:"); |
285ca992 L |
14744 | break; |
14745 | case PREFIX_SS: | |
9ce09ba2 | 14746 | oappend_maybe_intel ("%ss:"); |
285ca992 L |
14747 | break; |
14748 | case PREFIX_ES: | |
9ce09ba2 | 14749 | oappend_maybe_intel ("%es:"); |
285ca992 L |
14750 | break; |
14751 | case PREFIX_FS: | |
9ce09ba2 | 14752 | oappend_maybe_intel ("%fs:"); |
285ca992 L |
14753 | break; |
14754 | case PREFIX_GS: | |
9ce09ba2 | 14755 | oappend_maybe_intel ("%gs:"); |
285ca992 L |
14756 | break; |
14757 | default: | |
14758 | break; | |
7d421014 | 14759 | } |
252b5132 RH |
14760 | } |
14761 | ||
14762 | static void | |
26ca5450 | 14763 | OP_indirE (int bytemode, int sizeflag) |
252b5132 RH |
14764 | { |
14765 | if (!intel_syntax) | |
14766 | oappend ("*"); | |
14767 | OP_E (bytemode, sizeflag); | |
14768 | } | |
14769 | ||
52b15da3 | 14770 | static void |
26ca5450 | 14771 | print_operand_value (char *buf, int hex, bfd_vma disp) |
52b15da3 | 14772 | { |
cb712a9e | 14773 | if (address_mode == mode_64bit) |
52b15da3 JH |
14774 | { |
14775 | if (hex) | |
14776 | { | |
14777 | char tmp[30]; | |
14778 | int i; | |
14779 | buf[0] = '0'; | |
14780 | buf[1] = 'x'; | |
14781 | sprintf_vma (tmp, disp); | |
6608db57 | 14782 | for (i = 0; tmp[i] == '0' && tmp[i + 1]; i++); |
52b15da3 JH |
14783 | strcpy (buf + 2, tmp + i); |
14784 | } | |
14785 | else | |
14786 | { | |
14787 | bfd_signed_vma v = disp; | |
14788 | char tmp[30]; | |
14789 | int i; | |
14790 | if (v < 0) | |
14791 | { | |
14792 | *(buf++) = '-'; | |
14793 | v = -disp; | |
6608db57 | 14794 | /* Check for possible overflow on 0x8000000000000000. */ |
52b15da3 JH |
14795 | if (v < 0) |
14796 | { | |
14797 | strcpy (buf, "9223372036854775808"); | |
14798 | return; | |
14799 | } | |
14800 | } | |
14801 | if (!v) | |
14802 | { | |
14803 | strcpy (buf, "0"); | |
14804 | return; | |
14805 | } | |
14806 | ||
14807 | i = 0; | |
14808 | tmp[29] = 0; | |
14809 | while (v) | |
14810 | { | |
6608db57 | 14811 | tmp[28 - i] = (v % 10) + '0'; |
52b15da3 JH |
14812 | v /= 10; |
14813 | i++; | |
14814 | } | |
14815 | strcpy (buf, tmp + 29 - i); | |
14816 | } | |
14817 | } | |
14818 | else | |
14819 | { | |
14820 | if (hex) | |
14821 | sprintf (buf, "0x%x", (unsigned int) disp); | |
14822 | else | |
14823 | sprintf (buf, "%d", (int) disp); | |
14824 | } | |
14825 | } | |
14826 | ||
5d669648 L |
14827 | /* Put DISP in BUF as signed hex number. */ |
14828 | ||
14829 | static void | |
14830 | print_displacement (char *buf, bfd_vma disp) | |
14831 | { | |
14832 | bfd_signed_vma val = disp; | |
14833 | char tmp[30]; | |
14834 | int i, j = 0; | |
14835 | ||
14836 | if (val < 0) | |
14837 | { | |
14838 | buf[j++] = '-'; | |
14839 | val = -disp; | |
14840 | ||
14841 | /* Check for possible overflow. */ | |
14842 | if (val < 0) | |
14843 | { | |
14844 | switch (address_mode) | |
14845 | { | |
14846 | case mode_64bit: | |
14847 | strcpy (buf + j, "0x8000000000000000"); | |
14848 | break; | |
14849 | case mode_32bit: | |
14850 | strcpy (buf + j, "0x80000000"); | |
14851 | break; | |
14852 | case mode_16bit: | |
14853 | strcpy (buf + j, "0x8000"); | |
14854 | break; | |
14855 | } | |
14856 | return; | |
14857 | } | |
14858 | } | |
14859 | ||
14860 | buf[j++] = '0'; | |
14861 | buf[j++] = 'x'; | |
14862 | ||
0af1713e | 14863 | sprintf_vma (tmp, (bfd_vma) val); |
5d669648 L |
14864 | for (i = 0; tmp[i] == '0'; i++) |
14865 | continue; | |
14866 | if (tmp[i] == '\0') | |
14867 | i--; | |
14868 | strcpy (buf + j, tmp + i); | |
14869 | } | |
14870 | ||
3f31e633 JB |
14871 | static void |
14872 | intel_operand_size (int bytemode, int sizeflag) | |
14873 | { | |
43234a1e L |
14874 | if (vex.evex |
14875 | && vex.b | |
14876 | && (bytemode == x_mode | |
14877 | || bytemode == evex_half_bcst_xmmq_mode)) | |
14878 | { | |
14879 | if (vex.w) | |
14880 | oappend ("QWORD PTR "); | |
14881 | else | |
14882 | oappend ("DWORD PTR "); | |
14883 | return; | |
14884 | } | |
3f31e633 JB |
14885 | switch (bytemode) |
14886 | { | |
14887 | case b_mode: | |
b6169b20 | 14888 | case b_swap_mode: |
42903f7f | 14889 | case dqb_mode: |
1ba585e8 | 14890 | case db_mode: |
3f31e633 JB |
14891 | oappend ("BYTE PTR "); |
14892 | break; | |
14893 | case w_mode: | |
1ba585e8 | 14894 | case dw_mode: |
3f31e633 | 14895 | case dqw_mode: |
1ba585e8 | 14896 | case dqw_swap_mode: |
3f31e633 JB |
14897 | oappend ("WORD PTR "); |
14898 | break; | |
07f5af7d L |
14899 | case indir_v_mode: |
14900 | if (address_mode == mode_64bit && isa64 == intel64) | |
14901 | { | |
14902 | oappend ("QWORD PTR "); | |
14903 | break; | |
14904 | } | |
1a0670f3 | 14905 | /* Fall through. */ |
1a114b12 | 14906 | case stack_v_mode: |
7bb15c6f | 14907 | if (address_mode == mode_64bit && ((sizeflag & DFLAG) || (rex & REX_W))) |
3f31e633 JB |
14908 | { |
14909 | oappend ("QWORD PTR "); | |
3f31e633 JB |
14910 | break; |
14911 | } | |
1a0670f3 | 14912 | /* Fall through. */ |
3f31e633 | 14913 | case v_mode: |
b6169b20 | 14914 | case v_swap_mode: |
3f31e633 | 14915 | case dq_mode: |
161a04f6 L |
14916 | USED_REX (REX_W); |
14917 | if (rex & REX_W) | |
3f31e633 | 14918 | oappend ("QWORD PTR "); |
3f31e633 | 14919 | else |
f16cd0d5 L |
14920 | { |
14921 | if ((sizeflag & DFLAG) || bytemode == dq_mode) | |
14922 | oappend ("DWORD PTR "); | |
14923 | else | |
14924 | oappend ("WORD PTR "); | |
14925 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14926 | } | |
3f31e633 | 14927 | break; |
52fd6d94 | 14928 | case z_mode: |
161a04f6 | 14929 | if ((rex & REX_W) || (sizeflag & DFLAG)) |
52fd6d94 JB |
14930 | *obufp++ = 'D'; |
14931 | oappend ("WORD PTR "); | |
161a04f6 | 14932 | if (!(rex & REX_W)) |
52fd6d94 JB |
14933 | used_prefixes |= (prefixes & PREFIX_DATA); |
14934 | break; | |
34b772a6 JB |
14935 | case a_mode: |
14936 | if (sizeflag & DFLAG) | |
14937 | oappend ("QWORD PTR "); | |
14938 | else | |
14939 | oappend ("DWORD PTR "); | |
14940 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14941 | break; | |
3f31e633 | 14942 | case d_mode: |
539f890d L |
14943 | case d_scalar_mode: |
14944 | case d_scalar_swap_mode: | |
fa99fab2 | 14945 | case d_swap_mode: |
42903f7f | 14946 | case dqd_mode: |
3f31e633 JB |
14947 | oappend ("DWORD PTR "); |
14948 | break; | |
14949 | case q_mode: | |
539f890d L |
14950 | case q_scalar_mode: |
14951 | case q_scalar_swap_mode: | |
b6169b20 | 14952 | case q_swap_mode: |
3f31e633 JB |
14953 | oappend ("QWORD PTR "); |
14954 | break; | |
14955 | case m_mode: | |
cb712a9e | 14956 | if (address_mode == mode_64bit) |
3f31e633 JB |
14957 | oappend ("QWORD PTR "); |
14958 | else | |
14959 | oappend ("DWORD PTR "); | |
14960 | break; | |
14961 | case f_mode: | |
14962 | if (sizeflag & DFLAG) | |
14963 | oappend ("FWORD PTR "); | |
14964 | else | |
14965 | oappend ("DWORD PTR "); | |
14966 | used_prefixes |= (prefixes & PREFIX_DATA); | |
14967 | break; | |
14968 | case t_mode: | |
14969 | oappend ("TBYTE PTR "); | |
14970 | break; | |
14971 | case x_mode: | |
b6169b20 | 14972 | case x_swap_mode: |
43234a1e L |
14973 | case evex_x_gscat_mode: |
14974 | case evex_x_nobcst_mode: | |
c0f3af97 L |
14975 | if (need_vex) |
14976 | { | |
14977 | switch (vex.length) | |
14978 | { | |
14979 | case 128: | |
14980 | oappend ("XMMWORD PTR "); | |
14981 | break; | |
14982 | case 256: | |
14983 | oappend ("YMMWORD PTR "); | |
14984 | break; | |
43234a1e L |
14985 | case 512: |
14986 | oappend ("ZMMWORD PTR "); | |
14987 | break; | |
c0f3af97 L |
14988 | default: |
14989 | abort (); | |
14990 | } | |
14991 | } | |
14992 | else | |
14993 | oappend ("XMMWORD PTR "); | |
14994 | break; | |
14995 | case xmm_mode: | |
3f31e633 JB |
14996 | oappend ("XMMWORD PTR "); |
14997 | break; | |
43234a1e L |
14998 | case ymm_mode: |
14999 | oappend ("YMMWORD PTR "); | |
15000 | break; | |
c0f3af97 | 15001 | case xmmq_mode: |
43234a1e | 15002 | case evex_half_bcst_xmmq_mode: |
c0f3af97 L |
15003 | if (!need_vex) |
15004 | abort (); | |
15005 | ||
15006 | switch (vex.length) | |
15007 | { | |
15008 | case 128: | |
15009 | oappend ("QWORD PTR "); | |
15010 | break; | |
15011 | case 256: | |
15012 | oappend ("XMMWORD PTR "); | |
15013 | break; | |
43234a1e L |
15014 | case 512: |
15015 | oappend ("YMMWORD PTR "); | |
15016 | break; | |
c0f3af97 L |
15017 | default: |
15018 | abort (); | |
15019 | } | |
15020 | break; | |
6c30d220 L |
15021 | case xmm_mb_mode: |
15022 | if (!need_vex) | |
15023 | abort (); | |
15024 | ||
15025 | switch (vex.length) | |
15026 | { | |
15027 | case 128: | |
15028 | case 256: | |
43234a1e | 15029 | case 512: |
6c30d220 L |
15030 | oappend ("BYTE PTR "); |
15031 | break; | |
15032 | default: | |
15033 | abort (); | |
15034 | } | |
15035 | break; | |
15036 | case xmm_mw_mode: | |
15037 | if (!need_vex) | |
15038 | abort (); | |
15039 | ||
15040 | switch (vex.length) | |
15041 | { | |
15042 | case 128: | |
15043 | case 256: | |
43234a1e | 15044 | case 512: |
6c30d220 L |
15045 | oappend ("WORD PTR "); |
15046 | break; | |
15047 | default: | |
15048 | abort (); | |
15049 | } | |
15050 | break; | |
15051 | case xmm_md_mode: | |
15052 | if (!need_vex) | |
15053 | abort (); | |
15054 | ||
15055 | switch (vex.length) | |
15056 | { | |
15057 | case 128: | |
15058 | case 256: | |
43234a1e | 15059 | case 512: |
6c30d220 L |
15060 | oappend ("DWORD PTR "); |
15061 | break; | |
15062 | default: | |
15063 | abort (); | |
15064 | } | |
15065 | break; | |
15066 | case xmm_mq_mode: | |
15067 | if (!need_vex) | |
15068 | abort (); | |
15069 | ||
15070 | switch (vex.length) | |
15071 | { | |
15072 | case 128: | |
15073 | case 256: | |
43234a1e | 15074 | case 512: |
6c30d220 L |
15075 | oappend ("QWORD PTR "); |
15076 | break; | |
15077 | default: | |
15078 | abort (); | |
15079 | } | |
15080 | break; | |
15081 | case xmmdw_mode: | |
15082 | if (!need_vex) | |
15083 | abort (); | |
15084 | ||
15085 | switch (vex.length) | |
15086 | { | |
15087 | case 128: | |
15088 | oappend ("WORD PTR "); | |
15089 | break; | |
15090 | case 256: | |
15091 | oappend ("DWORD PTR "); | |
15092 | break; | |
43234a1e L |
15093 | case 512: |
15094 | oappend ("QWORD PTR "); | |
15095 | break; | |
6c30d220 L |
15096 | default: |
15097 | abort (); | |
15098 | } | |
15099 | break; | |
15100 | case xmmqd_mode: | |
15101 | if (!need_vex) | |
15102 | abort (); | |
15103 | ||
15104 | switch (vex.length) | |
15105 | { | |
15106 | case 128: | |
15107 | oappend ("DWORD PTR "); | |
15108 | break; | |
15109 | case 256: | |
15110 | oappend ("QWORD PTR "); | |
15111 | break; | |
43234a1e L |
15112 | case 512: |
15113 | oappend ("XMMWORD PTR "); | |
15114 | break; | |
6c30d220 L |
15115 | default: |
15116 | abort (); | |
15117 | } | |
15118 | break; | |
c0f3af97 L |
15119 | case ymmq_mode: |
15120 | if (!need_vex) | |
15121 | abort (); | |
15122 | ||
15123 | switch (vex.length) | |
15124 | { | |
15125 | case 128: | |
15126 | oappend ("QWORD PTR "); | |
15127 | break; | |
15128 | case 256: | |
15129 | oappend ("YMMWORD PTR "); | |
15130 | break; | |
43234a1e L |
15131 | case 512: |
15132 | oappend ("ZMMWORD PTR "); | |
15133 | break; | |
c0f3af97 L |
15134 | default: |
15135 | abort (); | |
15136 | } | |
15137 | break; | |
6c30d220 L |
15138 | case ymmxmm_mode: |
15139 | if (!need_vex) | |
15140 | abort (); | |
15141 | ||
15142 | switch (vex.length) | |
15143 | { | |
15144 | case 128: | |
15145 | case 256: | |
15146 | oappend ("XMMWORD PTR "); | |
15147 | break; | |
15148 | default: | |
15149 | abort (); | |
15150 | } | |
15151 | break; | |
fb9c77c7 L |
15152 | case o_mode: |
15153 | oappend ("OWORD PTR "); | |
15154 | break; | |
43234a1e | 15155 | case xmm_mdq_mode: |
0bfee649 | 15156 | case vex_w_dq_mode: |
1c480963 | 15157 | case vex_scalar_w_dq_mode: |
0bfee649 L |
15158 | if (!need_vex) |
15159 | abort (); | |
15160 | ||
15161 | if (vex.w) | |
15162 | oappend ("QWORD PTR "); | |
15163 | else | |
15164 | oappend ("DWORD PTR "); | |
15165 | break; | |
43234a1e L |
15166 | case vex_vsib_d_w_dq_mode: |
15167 | case vex_vsib_q_w_dq_mode: | |
15168 | if (!need_vex) | |
15169 | abort (); | |
15170 | ||
15171 | if (!vex.evex) | |
15172 | { | |
15173 | if (vex.w) | |
15174 | oappend ("QWORD PTR "); | |
15175 | else | |
15176 | oappend ("DWORD PTR "); | |
15177 | } | |
15178 | else | |
15179 | { | |
b28d1bda IT |
15180 | switch (vex.length) |
15181 | { | |
15182 | case 128: | |
15183 | oappend ("XMMWORD PTR "); | |
15184 | break; | |
15185 | case 256: | |
15186 | oappend ("YMMWORD PTR "); | |
15187 | break; | |
15188 | case 512: | |
15189 | oappend ("ZMMWORD PTR "); | |
15190 | break; | |
15191 | default: | |
15192 | abort (); | |
15193 | } | |
43234a1e L |
15194 | } |
15195 | break; | |
5fc35d96 IT |
15196 | case vex_vsib_q_w_d_mode: |
15197 | case vex_vsib_d_w_d_mode: | |
b28d1bda | 15198 | if (!need_vex || !vex.evex) |
5fc35d96 IT |
15199 | abort (); |
15200 | ||
b28d1bda IT |
15201 | switch (vex.length) |
15202 | { | |
15203 | case 128: | |
15204 | oappend ("QWORD PTR "); | |
15205 | break; | |
15206 | case 256: | |
15207 | oappend ("XMMWORD PTR "); | |
15208 | break; | |
15209 | case 512: | |
15210 | oappend ("YMMWORD PTR "); | |
15211 | break; | |
15212 | default: | |
15213 | abort (); | |
15214 | } | |
5fc35d96 IT |
15215 | |
15216 | break; | |
1ba585e8 IT |
15217 | case mask_bd_mode: |
15218 | if (!need_vex || vex.length != 128) | |
15219 | abort (); | |
15220 | if (vex.w) | |
15221 | oappend ("DWORD PTR "); | |
15222 | else | |
15223 | oappend ("BYTE PTR "); | |
15224 | break; | |
43234a1e L |
15225 | case mask_mode: |
15226 | if (!need_vex) | |
15227 | abort (); | |
1ba585e8 IT |
15228 | if (vex.w) |
15229 | oappend ("QWORD PTR "); | |
15230 | else | |
15231 | oappend ("WORD PTR "); | |
43234a1e | 15232 | break; |
6c75cc62 | 15233 | case v_bnd_mode: |
3f31e633 JB |
15234 | default: |
15235 | break; | |
15236 | } | |
15237 | } | |
15238 | ||
252b5132 | 15239 | static void |
c0f3af97 | 15240 | OP_E_register (int bytemode, int sizeflag) |
252b5132 | 15241 | { |
c0f3af97 L |
15242 | int reg = modrm.rm; |
15243 | const char **names; | |
252b5132 | 15244 | |
c0f3af97 L |
15245 | USED_REX (REX_B); |
15246 | if ((rex & REX_B)) | |
15247 | reg += 8; | |
252b5132 | 15248 | |
b6169b20 | 15249 | if ((sizeflag & SUFFIX_ALWAYS) |
1ba585e8 IT |
15250 | && (bytemode == b_swap_mode |
15251 | || bytemode == v_swap_mode | |
15252 | || bytemode == dqw_swap_mode)) | |
b6169b20 L |
15253 | swap_operand (); |
15254 | ||
c0f3af97 | 15255 | switch (bytemode) |
252b5132 | 15256 | { |
c0f3af97 | 15257 | case b_mode: |
b6169b20 | 15258 | case b_swap_mode: |
c0f3af97 L |
15259 | USED_REX (0); |
15260 | if (rex) | |
15261 | names = names8rex; | |
15262 | else | |
15263 | names = names8; | |
15264 | break; | |
15265 | case w_mode: | |
15266 | names = names16; | |
15267 | break; | |
15268 | case d_mode: | |
1ba585e8 IT |
15269 | case dw_mode: |
15270 | case db_mode: | |
c0f3af97 L |
15271 | names = names32; |
15272 | break; | |
15273 | case q_mode: | |
15274 | names = names64; | |
15275 | break; | |
15276 | case m_mode: | |
6c75cc62 | 15277 | case v_bnd_mode: |
c0f3af97 L |
15278 | names = address_mode == mode_64bit ? names64 : names32; |
15279 | break; | |
7e8b059b L |
15280 | case bnd_mode: |
15281 | names = names_bnd; | |
15282 | break; | |
07f5af7d L |
15283 | case indir_v_mode: |
15284 | if (address_mode == mode_64bit && isa64 == intel64) | |
15285 | { | |
15286 | names = names64; | |
15287 | break; | |
15288 | } | |
1a0670f3 | 15289 | /* Fall through. */ |
c0f3af97 | 15290 | case stack_v_mode: |
7bb15c6f | 15291 | if (address_mode == mode_64bit && ((sizeflag & DFLAG) || (rex & REX_W))) |
252b5132 | 15292 | { |
c0f3af97 | 15293 | names = names64; |
252b5132 | 15294 | break; |
252b5132 | 15295 | } |
c0f3af97 | 15296 | bytemode = v_mode; |
1a0670f3 | 15297 | /* Fall through. */ |
c0f3af97 | 15298 | case v_mode: |
b6169b20 | 15299 | case v_swap_mode: |
c0f3af97 L |
15300 | case dq_mode: |
15301 | case dqb_mode: | |
15302 | case dqd_mode: | |
15303 | case dqw_mode: | |
1ba585e8 | 15304 | case dqw_swap_mode: |
c0f3af97 L |
15305 | USED_REX (REX_W); |
15306 | if (rex & REX_W) | |
15307 | names = names64; | |
c0f3af97 | 15308 | else |
f16cd0d5 | 15309 | { |
7bb15c6f | 15310 | if ((sizeflag & DFLAG) |
f16cd0d5 L |
15311 | || (bytemode != v_mode |
15312 | && bytemode != v_swap_mode)) | |
15313 | names = names32; | |
15314 | else | |
15315 | names = names16; | |
15316 | used_prefixes |= (prefixes & PREFIX_DATA); | |
15317 | } | |
c0f3af97 | 15318 | break; |
1ba585e8 | 15319 | case mask_bd_mode: |
43234a1e | 15320 | case mask_mode: |
9889cbb1 L |
15321 | if (reg > 0x7) |
15322 | { | |
15323 | oappend ("(bad)"); | |
15324 | return; | |
15325 | } | |
43234a1e L |
15326 | names = names_mask; |
15327 | break; | |
c0f3af97 L |
15328 | case 0: |
15329 | return; | |
15330 | default: | |
15331 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
252b5132 RH |
15332 | return; |
15333 | } | |
c0f3af97 L |
15334 | oappend (names[reg]); |
15335 | } | |
15336 | ||
15337 | static void | |
c1e679ec | 15338 | OP_E_memory (int bytemode, int sizeflag) |
c0f3af97 L |
15339 | { |
15340 | bfd_vma disp = 0; | |
15341 | int add = (rex & REX_B) ? 8 : 0; | |
15342 | int riprel = 0; | |
43234a1e L |
15343 | int shift; |
15344 | ||
15345 | if (vex.evex) | |
15346 | { | |
15347 | /* In EVEX, if operand doesn't allow broadcast, vex.b should be 0. */ | |
15348 | if (vex.b | |
15349 | && bytemode != x_mode | |
90a915bf | 15350 | && bytemode != xmmq_mode |
43234a1e L |
15351 | && bytemode != evex_half_bcst_xmmq_mode) |
15352 | { | |
15353 | BadOp (); | |
15354 | return; | |
15355 | } | |
15356 | switch (bytemode) | |
15357 | { | |
1ba585e8 IT |
15358 | case dqw_mode: |
15359 | case dw_mode: | |
15360 | case dqw_swap_mode: | |
15361 | shift = 1; | |
15362 | break; | |
15363 | case dqb_mode: | |
15364 | case db_mode: | |
15365 | shift = 0; | |
15366 | break; | |
43234a1e | 15367 | case vex_vsib_d_w_dq_mode: |
5fc35d96 | 15368 | case vex_vsib_d_w_d_mode: |
eaa9d1ad | 15369 | case vex_vsib_q_w_dq_mode: |
5fc35d96 | 15370 | case vex_vsib_q_w_d_mode: |
43234a1e L |
15371 | case evex_x_gscat_mode: |
15372 | case xmm_mdq_mode: | |
15373 | shift = vex.w ? 3 : 2; | |
15374 | break; | |
43234a1e L |
15375 | case x_mode: |
15376 | case evex_half_bcst_xmmq_mode: | |
90a915bf | 15377 | case xmmq_mode: |
43234a1e L |
15378 | if (vex.b) |
15379 | { | |
15380 | shift = vex.w ? 3 : 2; | |
15381 | break; | |
15382 | } | |
1a0670f3 | 15383 | /* Fall through. */ |
43234a1e L |
15384 | case xmmqd_mode: |
15385 | case xmmdw_mode: | |
43234a1e L |
15386 | case ymmq_mode: |
15387 | case evex_x_nobcst_mode: | |
15388 | case x_swap_mode: | |
15389 | switch (vex.length) | |
15390 | { | |
15391 | case 128: | |
15392 | shift = 4; | |
15393 | break; | |
15394 | case 256: | |
15395 | shift = 5; | |
15396 | break; | |
15397 | case 512: | |
15398 | shift = 6; | |
15399 | break; | |
15400 | default: | |
15401 | abort (); | |
15402 | } | |
15403 | break; | |
15404 | case ymm_mode: | |
15405 | shift = 5; | |
15406 | break; | |
15407 | case xmm_mode: | |
15408 | shift = 4; | |
15409 | break; | |
15410 | case xmm_mq_mode: | |
15411 | case q_mode: | |
15412 | case q_scalar_mode: | |
15413 | case q_swap_mode: | |
15414 | case q_scalar_swap_mode: | |
15415 | shift = 3; | |
15416 | break; | |
15417 | case dqd_mode: | |
15418 | case xmm_md_mode: | |
15419 | case d_mode: | |
15420 | case d_scalar_mode: | |
15421 | case d_swap_mode: | |
15422 | case d_scalar_swap_mode: | |
15423 | shift = 2; | |
15424 | break; | |
15425 | case xmm_mw_mode: | |
15426 | shift = 1; | |
15427 | break; | |
15428 | case xmm_mb_mode: | |
15429 | shift = 0; | |
15430 | break; | |
15431 | default: | |
15432 | abort (); | |
15433 | } | |
15434 | /* Make necessary corrections to shift for modes that need it. | |
15435 | For these modes we currently have shift 4, 5 or 6 depending on | |
15436 | vex.length (it corresponds to xmmword, ymmword or zmmword | |
15437 | operand). We might want to make it 3, 4 or 5 (e.g. for | |
15438 | xmmq_mode). In case of broadcast enabled the corrections | |
15439 | aren't needed, as element size is always 32 or 64 bits. */ | |
90a915bf IT |
15440 | if (!vex.b |
15441 | && (bytemode == xmmq_mode | |
15442 | || bytemode == evex_half_bcst_xmmq_mode)) | |
43234a1e L |
15443 | shift -= 1; |
15444 | else if (bytemode == xmmqd_mode) | |
15445 | shift -= 2; | |
15446 | else if (bytemode == xmmdw_mode) | |
15447 | shift -= 3; | |
b28d1bda IT |
15448 | else if (bytemode == ymmq_mode && vex.length == 128) |
15449 | shift -= 1; | |
43234a1e L |
15450 | } |
15451 | else | |
15452 | shift = 0; | |
252b5132 | 15453 | |
c0f3af97 | 15454 | USED_REX (REX_B); |
3f31e633 JB |
15455 | if (intel_syntax) |
15456 | intel_operand_size (bytemode, sizeflag); | |
252b5132 RH |
15457 | append_seg (); |
15458 | ||
5d669648 | 15459 | if ((sizeflag & AFLAG) || address_mode == mode_64bit) |
252b5132 | 15460 | { |
5d669648 L |
15461 | /* 32/64 bit address mode */ |
15462 | int havedisp; | |
252b5132 RH |
15463 | int havesib; |
15464 | int havebase; | |
0f7da397 | 15465 | int haveindex; |
20afcfb7 | 15466 | int needindex; |
82c18208 | 15467 | int base, rbase; |
91d6fa6a | 15468 | int vindex = 0; |
252b5132 | 15469 | int scale = 0; |
7e8b059b L |
15470 | int addr32flag = !((sizeflag & AFLAG) |
15471 | || bytemode == v_bnd_mode | |
15472 | || bytemode == bnd_mode); | |
6c30d220 L |
15473 | const char **indexes64 = names64; |
15474 | const char **indexes32 = names32; | |
252b5132 RH |
15475 | |
15476 | havesib = 0; | |
15477 | havebase = 1; | |
0f7da397 | 15478 | haveindex = 0; |
7967e09e | 15479 | base = modrm.rm; |
252b5132 RH |
15480 | |
15481 | if (base == 4) | |
15482 | { | |
15483 | havesib = 1; | |
dfc8cf43 | 15484 | vindex = sib.index; |
161a04f6 L |
15485 | USED_REX (REX_X); |
15486 | if (rex & REX_X) | |
91d6fa6a | 15487 | vindex += 8; |
6c30d220 L |
15488 | switch (bytemode) |
15489 | { | |
15490 | case vex_vsib_d_w_dq_mode: | |
5fc35d96 | 15491 | case vex_vsib_d_w_d_mode: |
6c30d220 | 15492 | case vex_vsib_q_w_dq_mode: |
5fc35d96 | 15493 | case vex_vsib_q_w_d_mode: |
6c30d220 L |
15494 | if (!need_vex) |
15495 | abort (); | |
43234a1e L |
15496 | if (vex.evex) |
15497 | { | |
15498 | if (!vex.v) | |
15499 | vindex += 16; | |
15500 | } | |
6c30d220 L |
15501 | |
15502 | haveindex = 1; | |
15503 | switch (vex.length) | |
15504 | { | |
15505 | case 128: | |
7bb15c6f | 15506 | indexes64 = indexes32 = names_xmm; |
6c30d220 L |
15507 | break; |
15508 | case 256: | |
5fc35d96 IT |
15509 | if (!vex.w |
15510 | || bytemode == vex_vsib_q_w_dq_mode | |
15511 | || bytemode == vex_vsib_q_w_d_mode) | |
7bb15c6f | 15512 | indexes64 = indexes32 = names_ymm; |
6c30d220 | 15513 | else |
7bb15c6f | 15514 | indexes64 = indexes32 = names_xmm; |
6c30d220 | 15515 | break; |
43234a1e | 15516 | case 512: |
5fc35d96 IT |
15517 | if (!vex.w |
15518 | || bytemode == vex_vsib_q_w_dq_mode | |
15519 | || bytemode == vex_vsib_q_w_d_mode) | |
43234a1e L |
15520 | indexes64 = indexes32 = names_zmm; |
15521 | else | |
15522 | indexes64 = indexes32 = names_ymm; | |
15523 | break; | |
6c30d220 L |
15524 | default: |
15525 | abort (); | |
15526 | } | |
15527 | break; | |
15528 | default: | |
15529 | haveindex = vindex != 4; | |
15530 | break; | |
15531 | } | |
15532 | scale = sib.scale; | |
15533 | base = sib.base; | |
252b5132 RH |
15534 | codep++; |
15535 | } | |
82c18208 | 15536 | rbase = base + add; |
252b5132 | 15537 | |
7967e09e | 15538 | switch (modrm.mod) |
252b5132 RH |
15539 | { |
15540 | case 0: | |
82c18208 | 15541 | if (base == 5) |
252b5132 RH |
15542 | { |
15543 | havebase = 0; | |
cb712a9e | 15544 | if (address_mode == mode_64bit && !havesib) |
52b15da3 JH |
15545 | riprel = 1; |
15546 | disp = get32s (); | |
252b5132 RH |
15547 | } |
15548 | break; | |
15549 | case 1: | |
15550 | FETCH_DATA (the_info, codep + 1); | |
15551 | disp = *codep++; | |
15552 | if ((disp & 0x80) != 0) | |
15553 | disp -= 0x100; | |
43234a1e L |
15554 | if (vex.evex && shift > 0) |
15555 | disp <<= shift; | |
252b5132 RH |
15556 | break; |
15557 | case 2: | |
52b15da3 | 15558 | disp = get32s (); |
252b5132 RH |
15559 | break; |
15560 | } | |
15561 | ||
20afcfb7 L |
15562 | /* In 32bit mode, we need index register to tell [offset] from |
15563 | [eiz*1 + offset]. */ | |
15564 | needindex = (havesib | |
15565 | && !havebase | |
15566 | && !haveindex | |
15567 | && address_mode == mode_32bit); | |
15568 | havedisp = (havebase | |
15569 | || needindex | |
15570 | || (havesib && (haveindex || scale != 0))); | |
5d669648 | 15571 | |
252b5132 | 15572 | if (!intel_syntax) |
82c18208 | 15573 | if (modrm.mod != 0 || base == 5) |
db6eb5be | 15574 | { |
5d669648 L |
15575 | if (havedisp || riprel) |
15576 | print_displacement (scratchbuf, disp); | |
15577 | else | |
15578 | print_operand_value (scratchbuf, 1, disp); | |
db6eb5be | 15579 | oappend (scratchbuf); |
52b15da3 JH |
15580 | if (riprel) |
15581 | { | |
15582 | set_op (disp, 1); | |
28596323 | 15583 | oappend (!addr32flag ? "(%rip)" : "(%eip)"); |
52b15da3 | 15584 | } |
db6eb5be | 15585 | } |
2da11e11 | 15586 | |
7e8b059b L |
15587 | if ((havebase || haveindex || riprel) |
15588 | && (bytemode != v_bnd_mode) | |
15589 | && (bytemode != bnd_mode)) | |
87767711 JB |
15590 | used_prefixes |= PREFIX_ADDR; |
15591 | ||
5d669648 | 15592 | if (havedisp || (intel_syntax && riprel)) |
252b5132 | 15593 | { |
252b5132 | 15594 | *obufp++ = open_char; |
52b15da3 | 15595 | if (intel_syntax && riprel) |
185b1163 L |
15596 | { |
15597 | set_op (disp, 1); | |
28596323 | 15598 | oappend (!addr32flag ? "rip" : "eip"); |
185b1163 | 15599 | } |
db6eb5be | 15600 | *obufp = '\0'; |
252b5132 | 15601 | if (havebase) |
7e8b059b | 15602 | oappend (address_mode == mode_64bit && !addr32flag |
82c18208 | 15603 | ? names64[rbase] : names32[rbase]); |
252b5132 RH |
15604 | if (havesib) |
15605 | { | |
db51cc60 L |
15606 | /* ESP/RSP won't allow index. If base isn't ESP/RSP, |
15607 | print index to tell base + index from base. */ | |
15608 | if (scale != 0 | |
20afcfb7 | 15609 | || needindex |
db51cc60 L |
15610 | || haveindex |
15611 | || (havebase && base != ESP_REG_NUM)) | |
252b5132 | 15612 | { |
9306ca4a | 15613 | if (!intel_syntax || havebase) |
db6eb5be | 15614 | { |
9306ca4a JB |
15615 | *obufp++ = separator_char; |
15616 | *obufp = '\0'; | |
db6eb5be | 15617 | } |
db51cc60 | 15618 | if (haveindex) |
7e8b059b | 15619 | oappend (address_mode == mode_64bit && !addr32flag |
6c30d220 | 15620 | ? indexes64[vindex] : indexes32[vindex]); |
db51cc60 | 15621 | else |
7e8b059b | 15622 | oappend (address_mode == mode_64bit && !addr32flag |
db51cc60 L |
15623 | ? index64 : index32); |
15624 | ||
db6eb5be AM |
15625 | *obufp++ = scale_char; |
15626 | *obufp = '\0'; | |
15627 | sprintf (scratchbuf, "%d", 1 << scale); | |
15628 | oappend (scratchbuf); | |
15629 | } | |
252b5132 | 15630 | } |
185b1163 | 15631 | if (intel_syntax |
82c18208 | 15632 | && (disp || modrm.mod != 0 || base == 5)) |
3d456fa1 | 15633 | { |
db51cc60 | 15634 | if (!havedisp || (bfd_signed_vma) disp >= 0) |
3d456fa1 JB |
15635 | { |
15636 | *obufp++ = '+'; | |
15637 | *obufp = '\0'; | |
15638 | } | |
05203043 | 15639 | else if (modrm.mod != 1 && disp != -disp) |
3d456fa1 JB |
15640 | { |
15641 | *obufp++ = '-'; | |
15642 | *obufp = '\0'; | |
15643 | disp = - (bfd_signed_vma) disp; | |
15644 | } | |
15645 | ||
db51cc60 L |
15646 | if (havedisp) |
15647 | print_displacement (scratchbuf, disp); | |
15648 | else | |
15649 | print_operand_value (scratchbuf, 1, disp); | |
3d456fa1 JB |
15650 | oappend (scratchbuf); |
15651 | } | |
252b5132 RH |
15652 | |
15653 | *obufp++ = close_char; | |
db6eb5be | 15654 | *obufp = '\0'; |
252b5132 RH |
15655 | } |
15656 | else if (intel_syntax) | |
db6eb5be | 15657 | { |
82c18208 | 15658 | if (modrm.mod != 0 || base == 5) |
db6eb5be | 15659 | { |
285ca992 | 15660 | if (!active_seg_prefix) |
252b5132 | 15661 | { |
d708bcba | 15662 | oappend (names_seg[ds_reg - es_reg]); |
252b5132 RH |
15663 | oappend (":"); |
15664 | } | |
52b15da3 | 15665 | print_operand_value (scratchbuf, 1, disp); |
db6eb5be AM |
15666 | oappend (scratchbuf); |
15667 | } | |
15668 | } | |
252b5132 RH |
15669 | } |
15670 | else | |
f16cd0d5 L |
15671 | { |
15672 | /* 16 bit address mode */ | |
15673 | used_prefixes |= prefixes & PREFIX_ADDR; | |
7967e09e | 15674 | switch (modrm.mod) |
252b5132 RH |
15675 | { |
15676 | case 0: | |
7967e09e | 15677 | if (modrm.rm == 6) |
252b5132 RH |
15678 | { |
15679 | disp = get16 (); | |
15680 | if ((disp & 0x8000) != 0) | |
15681 | disp -= 0x10000; | |
15682 | } | |
15683 | break; | |
15684 | case 1: | |
15685 | FETCH_DATA (the_info, codep + 1); | |
15686 | disp = *codep++; | |
15687 | if ((disp & 0x80) != 0) | |
15688 | disp -= 0x100; | |
15689 | break; | |
15690 | case 2: | |
15691 | disp = get16 (); | |
15692 | if ((disp & 0x8000) != 0) | |
15693 | disp -= 0x10000; | |
15694 | break; | |
15695 | } | |
15696 | ||
15697 | if (!intel_syntax) | |
7967e09e | 15698 | if (modrm.mod != 0 || modrm.rm == 6) |
db6eb5be | 15699 | { |
5d669648 | 15700 | print_displacement (scratchbuf, disp); |
db6eb5be AM |
15701 | oappend (scratchbuf); |
15702 | } | |
252b5132 | 15703 | |
7967e09e | 15704 | if (modrm.mod != 0 || modrm.rm != 6) |
252b5132 RH |
15705 | { |
15706 | *obufp++ = open_char; | |
db6eb5be | 15707 | *obufp = '\0'; |
7967e09e | 15708 | oappend (index16[modrm.rm]); |
5d669648 L |
15709 | if (intel_syntax |
15710 | && (disp || modrm.mod != 0 || modrm.rm == 6)) | |
3d456fa1 | 15711 | { |
5d669648 | 15712 | if ((bfd_signed_vma) disp >= 0) |
3d456fa1 JB |
15713 | { |
15714 | *obufp++ = '+'; | |
15715 | *obufp = '\0'; | |
15716 | } | |
7967e09e | 15717 | else if (modrm.mod != 1) |
3d456fa1 JB |
15718 | { |
15719 | *obufp++ = '-'; | |
15720 | *obufp = '\0'; | |
15721 | disp = - (bfd_signed_vma) disp; | |
15722 | } | |
15723 | ||
5d669648 | 15724 | print_displacement (scratchbuf, disp); |
3d456fa1 JB |
15725 | oappend (scratchbuf); |
15726 | } | |
15727 | ||
db6eb5be AM |
15728 | *obufp++ = close_char; |
15729 | *obufp = '\0'; | |
252b5132 | 15730 | } |
3d456fa1 JB |
15731 | else if (intel_syntax) |
15732 | { | |
285ca992 | 15733 | if (!active_seg_prefix) |
3d456fa1 JB |
15734 | { |
15735 | oappend (names_seg[ds_reg - es_reg]); | |
15736 | oappend (":"); | |
15737 | } | |
15738 | print_operand_value (scratchbuf, 1, disp & 0xffff); | |
15739 | oappend (scratchbuf); | |
15740 | } | |
252b5132 | 15741 | } |
43234a1e L |
15742 | if (vex.evex && vex.b |
15743 | && (bytemode == x_mode | |
90a915bf | 15744 | || bytemode == xmmq_mode |
43234a1e L |
15745 | || bytemode == evex_half_bcst_xmmq_mode)) |
15746 | { | |
90a915bf IT |
15747 | if (vex.w |
15748 | || bytemode == xmmq_mode | |
15749 | || bytemode == evex_half_bcst_xmmq_mode) | |
b28d1bda IT |
15750 | { |
15751 | switch (vex.length) | |
15752 | { | |
15753 | case 128: | |
15754 | oappend ("{1to2}"); | |
15755 | break; | |
15756 | case 256: | |
15757 | oappend ("{1to4}"); | |
15758 | break; | |
15759 | case 512: | |
15760 | oappend ("{1to8}"); | |
15761 | break; | |
15762 | default: | |
15763 | abort (); | |
15764 | } | |
15765 | } | |
43234a1e | 15766 | else |
b28d1bda IT |
15767 | { |
15768 | switch (vex.length) | |
15769 | { | |
15770 | case 128: | |
15771 | oappend ("{1to4}"); | |
15772 | break; | |
15773 | case 256: | |
15774 | oappend ("{1to8}"); | |
15775 | break; | |
15776 | case 512: | |
15777 | oappend ("{1to16}"); | |
15778 | break; | |
15779 | default: | |
15780 | abort (); | |
15781 | } | |
15782 | } | |
43234a1e | 15783 | } |
252b5132 RH |
15784 | } |
15785 | ||
c0f3af97 | 15786 | static void |
8b3f93e7 | 15787 | OP_E (int bytemode, int sizeflag) |
c0f3af97 L |
15788 | { |
15789 | /* Skip mod/rm byte. */ | |
15790 | MODRM_CHECK; | |
15791 | codep++; | |
15792 | ||
15793 | if (modrm.mod == 3) | |
15794 | OP_E_register (bytemode, sizeflag); | |
15795 | else | |
c1e679ec | 15796 | OP_E_memory (bytemode, sizeflag); |
c0f3af97 L |
15797 | } |
15798 | ||
252b5132 | 15799 | static void |
26ca5450 | 15800 | OP_G (int bytemode, int sizeflag) |
252b5132 | 15801 | { |
52b15da3 | 15802 | int add = 0; |
161a04f6 L |
15803 | USED_REX (REX_R); |
15804 | if (rex & REX_R) | |
52b15da3 | 15805 | add += 8; |
252b5132 RH |
15806 | switch (bytemode) |
15807 | { | |
15808 | case b_mode: | |
52b15da3 JH |
15809 | USED_REX (0); |
15810 | if (rex) | |
7967e09e | 15811 | oappend (names8rex[modrm.reg + add]); |
52b15da3 | 15812 | else |
7967e09e | 15813 | oappend (names8[modrm.reg + add]); |
252b5132 RH |
15814 | break; |
15815 | case w_mode: | |
7967e09e | 15816 | oappend (names16[modrm.reg + add]); |
252b5132 RH |
15817 | break; |
15818 | case d_mode: | |
1ba585e8 IT |
15819 | case db_mode: |
15820 | case dw_mode: | |
7967e09e | 15821 | oappend (names32[modrm.reg + add]); |
52b15da3 JH |
15822 | break; |
15823 | case q_mode: | |
7967e09e | 15824 | oappend (names64[modrm.reg + add]); |
252b5132 | 15825 | break; |
7e8b059b L |
15826 | case bnd_mode: |
15827 | oappend (names_bnd[modrm.reg]); | |
15828 | break; | |
252b5132 | 15829 | case v_mode: |
9306ca4a | 15830 | case dq_mode: |
42903f7f L |
15831 | case dqb_mode: |
15832 | case dqd_mode: | |
9306ca4a | 15833 | case dqw_mode: |
1ba585e8 | 15834 | case dqw_swap_mode: |
161a04f6 L |
15835 | USED_REX (REX_W); |
15836 | if (rex & REX_W) | |
7967e09e | 15837 | oappend (names64[modrm.reg + add]); |
252b5132 | 15838 | else |
f16cd0d5 L |
15839 | { |
15840 | if ((sizeflag & DFLAG) || bytemode != v_mode) | |
15841 | oappend (names32[modrm.reg + add]); | |
15842 | else | |
15843 | oappend (names16[modrm.reg + add]); | |
15844 | used_prefixes |= (prefixes & PREFIX_DATA); | |
15845 | } | |
252b5132 | 15846 | break; |
90700ea2 | 15847 | case m_mode: |
cb712a9e | 15848 | if (address_mode == mode_64bit) |
7967e09e | 15849 | oappend (names64[modrm.reg + add]); |
90700ea2 | 15850 | else |
7967e09e | 15851 | oappend (names32[modrm.reg + add]); |
90700ea2 | 15852 | break; |
1ba585e8 | 15853 | case mask_bd_mode: |
43234a1e | 15854 | case mask_mode: |
9889cbb1 L |
15855 | if ((modrm.reg + add) > 0x7) |
15856 | { | |
15857 | oappend ("(bad)"); | |
15858 | return; | |
15859 | } | |
43234a1e L |
15860 | oappend (names_mask[modrm.reg + add]); |
15861 | break; | |
252b5132 RH |
15862 | default: |
15863 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
15864 | break; | |
15865 | } | |
15866 | } | |
15867 | ||
52b15da3 | 15868 | static bfd_vma |
26ca5450 | 15869 | get64 (void) |
52b15da3 | 15870 | { |
5dd0794d | 15871 | bfd_vma x; |
52b15da3 | 15872 | #ifdef BFD64 |
5dd0794d AM |
15873 | unsigned int a; |
15874 | unsigned int b; | |
15875 | ||
52b15da3 JH |
15876 | FETCH_DATA (the_info, codep + 8); |
15877 | a = *codep++ & 0xff; | |
15878 | a |= (*codep++ & 0xff) << 8; | |
15879 | a |= (*codep++ & 0xff) << 16; | |
070fe95d | 15880 | a |= (*codep++ & 0xffu) << 24; |
5dd0794d | 15881 | b = *codep++ & 0xff; |
52b15da3 JH |
15882 | b |= (*codep++ & 0xff) << 8; |
15883 | b |= (*codep++ & 0xff) << 16; | |
070fe95d | 15884 | b |= (*codep++ & 0xffu) << 24; |
52b15da3 JH |
15885 | x = a + ((bfd_vma) b << 32); |
15886 | #else | |
6608db57 | 15887 | abort (); |
5dd0794d | 15888 | x = 0; |
52b15da3 JH |
15889 | #endif |
15890 | return x; | |
15891 | } | |
15892 | ||
15893 | static bfd_signed_vma | |
26ca5450 | 15894 | get32 (void) |
252b5132 | 15895 | { |
52b15da3 | 15896 | bfd_signed_vma x = 0; |
252b5132 RH |
15897 | |
15898 | FETCH_DATA (the_info, codep + 4); | |
52b15da3 JH |
15899 | x = *codep++ & (bfd_signed_vma) 0xff; |
15900 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 8; | |
15901 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 16; | |
15902 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 24; | |
15903 | return x; | |
15904 | } | |
15905 | ||
15906 | static bfd_signed_vma | |
26ca5450 | 15907 | get32s (void) |
52b15da3 JH |
15908 | { |
15909 | bfd_signed_vma x = 0; | |
15910 | ||
15911 | FETCH_DATA (the_info, codep + 4); | |
15912 | x = *codep++ & (bfd_signed_vma) 0xff; | |
15913 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 8; | |
15914 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 16; | |
15915 | x |= (*codep++ & (bfd_signed_vma) 0xff) << 24; | |
15916 | ||
15917 | x = (x ^ ((bfd_signed_vma) 1 << 31)) - ((bfd_signed_vma) 1 << 31); | |
15918 | ||
252b5132 RH |
15919 | return x; |
15920 | } | |
15921 | ||
15922 | static int | |
26ca5450 | 15923 | get16 (void) |
252b5132 RH |
15924 | { |
15925 | int x = 0; | |
15926 | ||
15927 | FETCH_DATA (the_info, codep + 2); | |
15928 | x = *codep++ & 0xff; | |
15929 | x |= (*codep++ & 0xff) << 8; | |
15930 | return x; | |
15931 | } | |
15932 | ||
15933 | static void | |
26ca5450 | 15934 | set_op (bfd_vma op, int riprel) |
252b5132 RH |
15935 | { |
15936 | op_index[op_ad] = op_ad; | |
cb712a9e | 15937 | if (address_mode == mode_64bit) |
7081ff04 AJ |
15938 | { |
15939 | op_address[op_ad] = op; | |
15940 | op_riprel[op_ad] = riprel; | |
15941 | } | |
15942 | else | |
15943 | { | |
15944 | /* Mask to get a 32-bit address. */ | |
15945 | op_address[op_ad] = op & 0xffffffff; | |
15946 | op_riprel[op_ad] = riprel & 0xffffffff; | |
15947 | } | |
252b5132 RH |
15948 | } |
15949 | ||
15950 | static void | |
26ca5450 | 15951 | OP_REG (int code, int sizeflag) |
252b5132 | 15952 | { |
2da11e11 | 15953 | const char *s; |
9b60702d | 15954 | int add; |
de882298 RM |
15955 | |
15956 | switch (code) | |
15957 | { | |
15958 | case es_reg: case ss_reg: case cs_reg: | |
15959 | case ds_reg: case fs_reg: case gs_reg: | |
15960 | oappend (names_seg[code - es_reg]); | |
15961 | return; | |
15962 | } | |
15963 | ||
161a04f6 L |
15964 | USED_REX (REX_B); |
15965 | if (rex & REX_B) | |
52b15da3 | 15966 | add = 8; |
9b60702d L |
15967 | else |
15968 | add = 0; | |
52b15da3 JH |
15969 | |
15970 | switch (code) | |
15971 | { | |
52b15da3 JH |
15972 | case ax_reg: case cx_reg: case dx_reg: case bx_reg: |
15973 | case sp_reg: case bp_reg: case si_reg: case di_reg: | |
15974 | s = names16[code - ax_reg + add]; | |
15975 | break; | |
52b15da3 JH |
15976 | case al_reg: case ah_reg: case cl_reg: case ch_reg: |
15977 | case dl_reg: case dh_reg: case bl_reg: case bh_reg: | |
15978 | USED_REX (0); | |
15979 | if (rex) | |
15980 | s = names8rex[code - al_reg + add]; | |
15981 | else | |
15982 | s = names8[code - al_reg]; | |
15983 | break; | |
6439fc28 AM |
15984 | case rAX_reg: case rCX_reg: case rDX_reg: case rBX_reg: |
15985 | case rSP_reg: case rBP_reg: case rSI_reg: case rDI_reg: | |
7bb15c6f | 15986 | if (address_mode == mode_64bit |
6c067bbb | 15987 | && ((sizeflag & DFLAG) || (rex & REX_W))) |
6439fc28 AM |
15988 | { |
15989 | s = names64[code - rAX_reg + add]; | |
15990 | break; | |
15991 | } | |
15992 | code += eAX_reg - rAX_reg; | |
6608db57 | 15993 | /* Fall through. */ |
52b15da3 JH |
15994 | case eAX_reg: case eCX_reg: case eDX_reg: case eBX_reg: |
15995 | case eSP_reg: case eBP_reg: case eSI_reg: case eDI_reg: | |
161a04f6 L |
15996 | USED_REX (REX_W); |
15997 | if (rex & REX_W) | |
52b15da3 | 15998 | s = names64[code - eAX_reg + add]; |
52b15da3 | 15999 | else |
f16cd0d5 L |
16000 | { |
16001 | if (sizeflag & DFLAG) | |
16002 | s = names32[code - eAX_reg + add]; | |
16003 | else | |
16004 | s = names16[code - eAX_reg + add]; | |
16005 | used_prefixes |= (prefixes & PREFIX_DATA); | |
16006 | } | |
52b15da3 | 16007 | break; |
52b15da3 JH |
16008 | default: |
16009 | s = INTERNAL_DISASSEMBLER_ERROR; | |
16010 | break; | |
16011 | } | |
16012 | oappend (s); | |
16013 | } | |
16014 | ||
16015 | static void | |
26ca5450 | 16016 | OP_IMREG (int code, int sizeflag) |
52b15da3 JH |
16017 | { |
16018 | const char *s; | |
252b5132 RH |
16019 | |
16020 | switch (code) | |
16021 | { | |
16022 | case indir_dx_reg: | |
d708bcba | 16023 | if (intel_syntax) |
52fd6d94 | 16024 | s = "dx"; |
d708bcba | 16025 | else |
db6eb5be | 16026 | s = "(%dx)"; |
252b5132 RH |
16027 | break; |
16028 | case ax_reg: case cx_reg: case dx_reg: case bx_reg: | |
16029 | case sp_reg: case bp_reg: case si_reg: case di_reg: | |
16030 | s = names16[code - ax_reg]; | |
16031 | break; | |
16032 | case es_reg: case ss_reg: case cs_reg: | |
16033 | case ds_reg: case fs_reg: case gs_reg: | |
16034 | s = names_seg[code - es_reg]; | |
16035 | break; | |
16036 | case al_reg: case ah_reg: case cl_reg: case ch_reg: | |
16037 | case dl_reg: case dh_reg: case bl_reg: case bh_reg: | |
52b15da3 JH |
16038 | USED_REX (0); |
16039 | if (rex) | |
16040 | s = names8rex[code - al_reg]; | |
16041 | else | |
16042 | s = names8[code - al_reg]; | |
252b5132 RH |
16043 | break; |
16044 | case eAX_reg: case eCX_reg: case eDX_reg: case eBX_reg: | |
16045 | case eSP_reg: case eBP_reg: case eSI_reg: case eDI_reg: | |
161a04f6 L |
16046 | USED_REX (REX_W); |
16047 | if (rex & REX_W) | |
52b15da3 | 16048 | s = names64[code - eAX_reg]; |
252b5132 | 16049 | else |
f16cd0d5 L |
16050 | { |
16051 | if (sizeflag & DFLAG) | |
16052 | s = names32[code - eAX_reg]; | |
16053 | else | |
16054 | s = names16[code - eAX_reg]; | |
16055 | used_prefixes |= (prefixes & PREFIX_DATA); | |
16056 | } | |
252b5132 | 16057 | break; |
52fd6d94 | 16058 | case z_mode_ax_reg: |
161a04f6 | 16059 | if ((rex & REX_W) || (sizeflag & DFLAG)) |
52fd6d94 JB |
16060 | s = *names32; |
16061 | else | |
16062 | s = *names16; | |
161a04f6 | 16063 | if (!(rex & REX_W)) |
52fd6d94 JB |
16064 | used_prefixes |= (prefixes & PREFIX_DATA); |
16065 | break; | |
252b5132 RH |
16066 | default: |
16067 | s = INTERNAL_DISASSEMBLER_ERROR; | |
16068 | break; | |
16069 | } | |
16070 | oappend (s); | |
16071 | } | |
16072 | ||
16073 | static void | |
26ca5450 | 16074 | OP_I (int bytemode, int sizeflag) |
252b5132 | 16075 | { |
52b15da3 JH |
16076 | bfd_signed_vma op; |
16077 | bfd_signed_vma mask = -1; | |
252b5132 RH |
16078 | |
16079 | switch (bytemode) | |
16080 | { | |
16081 | case b_mode: | |
16082 | FETCH_DATA (the_info, codep + 1); | |
52b15da3 JH |
16083 | op = *codep++; |
16084 | mask = 0xff; | |
16085 | break; | |
16086 | case q_mode: | |
cb712a9e | 16087 | if (address_mode == mode_64bit) |
6439fc28 AM |
16088 | { |
16089 | op = get32s (); | |
16090 | break; | |
16091 | } | |
6608db57 | 16092 | /* Fall through. */ |
252b5132 | 16093 | case v_mode: |
161a04f6 L |
16094 | USED_REX (REX_W); |
16095 | if (rex & REX_W) | |
52b15da3 | 16096 | op = get32s (); |
252b5132 | 16097 | else |
52b15da3 | 16098 | { |
f16cd0d5 L |
16099 | if (sizeflag & DFLAG) |
16100 | { | |
16101 | op = get32 (); | |
16102 | mask = 0xffffffff; | |
16103 | } | |
16104 | else | |
16105 | { | |
16106 | op = get16 (); | |
16107 | mask = 0xfffff; | |
16108 | } | |
16109 | used_prefixes |= (prefixes & PREFIX_DATA); | |
52b15da3 | 16110 | } |
252b5132 RH |
16111 | break; |
16112 | case w_mode: | |
52b15da3 | 16113 | mask = 0xfffff; |
252b5132 RH |
16114 | op = get16 (); |
16115 | break; | |
9306ca4a JB |
16116 | case const_1_mode: |
16117 | if (intel_syntax) | |
6c067bbb | 16118 | oappend ("1"); |
9306ca4a | 16119 | return; |
252b5132 RH |
16120 | default: |
16121 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
16122 | return; | |
16123 | } | |
16124 | ||
52b15da3 JH |
16125 | op &= mask; |
16126 | scratchbuf[0] = '$'; | |
d708bcba | 16127 | print_operand_value (scratchbuf + 1, 1, op); |
9ce09ba2 | 16128 | oappend_maybe_intel (scratchbuf); |
52b15da3 JH |
16129 | scratchbuf[0] = '\0'; |
16130 | } | |
16131 | ||
16132 | static void | |
26ca5450 | 16133 | OP_I64 (int bytemode, int sizeflag) |
52b15da3 JH |
16134 | { |
16135 | bfd_signed_vma op; | |
16136 | bfd_signed_vma mask = -1; | |
16137 | ||
cb712a9e | 16138 | if (address_mode != mode_64bit) |
6439fc28 AM |
16139 | { |
16140 | OP_I (bytemode, sizeflag); | |
16141 | return; | |
16142 | } | |
16143 | ||
52b15da3 JH |
16144 | switch (bytemode) |
16145 | { | |
16146 | case b_mode: | |
16147 | FETCH_DATA (the_info, codep + 1); | |
16148 | op = *codep++; | |
16149 | mask = 0xff; | |
16150 | break; | |
16151 | case v_mode: | |
161a04f6 L |
16152 | USED_REX (REX_W); |
16153 | if (rex & REX_W) | |
52b15da3 | 16154 | op = get64 (); |
52b15da3 JH |
16155 | else |
16156 | { | |
f16cd0d5 L |
16157 | if (sizeflag & DFLAG) |
16158 | { | |
16159 | op = get32 (); | |
16160 | mask = 0xffffffff; | |
16161 | } | |
16162 | else | |
16163 | { | |
16164 | op = get16 (); | |
16165 | mask = 0xfffff; | |
16166 | } | |
16167 | used_prefixes |= (prefixes & PREFIX_DATA); | |
52b15da3 | 16168 | } |
52b15da3 JH |
16169 | break; |
16170 | case w_mode: | |
16171 | mask = 0xfffff; | |
16172 | op = get16 (); | |
16173 | break; | |
16174 | default: | |
16175 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
16176 | return; | |
16177 | } | |
16178 | ||
16179 | op &= mask; | |
16180 | scratchbuf[0] = '$'; | |
d708bcba | 16181 | print_operand_value (scratchbuf + 1, 1, op); |
9ce09ba2 | 16182 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
16183 | scratchbuf[0] = '\0'; |
16184 | } | |
16185 | ||
16186 | static void | |
26ca5450 | 16187 | OP_sI (int bytemode, int sizeflag) |
252b5132 | 16188 | { |
52b15da3 | 16189 | bfd_signed_vma op; |
252b5132 RH |
16190 | |
16191 | switch (bytemode) | |
16192 | { | |
16193 | case b_mode: | |
e3949f17 | 16194 | case b_T_mode: |
252b5132 RH |
16195 | FETCH_DATA (the_info, codep + 1); |
16196 | op = *codep++; | |
16197 | if ((op & 0x80) != 0) | |
16198 | op -= 0x100; | |
e3949f17 L |
16199 | if (bytemode == b_T_mode) |
16200 | { | |
16201 | if (address_mode != mode_64bit | |
7bb15c6f | 16202 | || !((sizeflag & DFLAG) || (rex & REX_W))) |
e3949f17 | 16203 | { |
6c067bbb RM |
16204 | /* The operand-size prefix is overridden by a REX prefix. */ |
16205 | if ((sizeflag & DFLAG) || (rex & REX_W)) | |
e3949f17 L |
16206 | op &= 0xffffffff; |
16207 | else | |
16208 | op &= 0xffff; | |
16209 | } | |
16210 | } | |
16211 | else | |
16212 | { | |
16213 | if (!(rex & REX_W)) | |
16214 | { | |
16215 | if (sizeflag & DFLAG) | |
16216 | op &= 0xffffffff; | |
16217 | else | |
16218 | op &= 0xffff; | |
16219 | } | |
16220 | } | |
252b5132 RH |
16221 | break; |
16222 | case v_mode: | |
7bb15c6f RM |
16223 | /* The operand-size prefix is overridden by a REX prefix. */ |
16224 | if ((sizeflag & DFLAG) || (rex & REX_W)) | |
52b15da3 | 16225 | op = get32s (); |
252b5132 | 16226 | else |
d9e3625e | 16227 | op = get16 (); |
252b5132 RH |
16228 | break; |
16229 | default: | |
16230 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
16231 | return; | |
16232 | } | |
52b15da3 JH |
16233 | |
16234 | scratchbuf[0] = '$'; | |
16235 | print_operand_value (scratchbuf + 1, 1, op); | |
9ce09ba2 | 16236 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
16237 | } |
16238 | ||
16239 | static void | |
26ca5450 | 16240 | OP_J (int bytemode, int sizeflag) |
252b5132 | 16241 | { |
52b15da3 | 16242 | bfd_vma disp; |
7081ff04 | 16243 | bfd_vma mask = -1; |
65ca155d | 16244 | bfd_vma segment = 0; |
252b5132 RH |
16245 | |
16246 | switch (bytemode) | |
16247 | { | |
16248 | case b_mode: | |
16249 | FETCH_DATA (the_info, codep + 1); | |
16250 | disp = *codep++; | |
16251 | if ((disp & 0x80) != 0) | |
16252 | disp -= 0x100; | |
16253 | break; | |
16254 | case v_mode: | |
5db04b09 L |
16255 | if (isa64 == amd64) |
16256 | USED_REX (REX_W); | |
16257 | if ((sizeflag & DFLAG) | |
16258 | || (address_mode == mode_64bit | |
16259 | && (isa64 != amd64 || (rex & REX_W)))) | |
52b15da3 | 16260 | disp = get32s (); |
252b5132 RH |
16261 | else |
16262 | { | |
16263 | disp = get16 (); | |
206717e8 L |
16264 | if ((disp & 0x8000) != 0) |
16265 | disp -= 0x10000; | |
65ca155d L |
16266 | /* In 16bit mode, address is wrapped around at 64k within |
16267 | the same segment. Otherwise, a data16 prefix on a jump | |
16268 | instruction means that the pc is masked to 16 bits after | |
16269 | the displacement is added! */ | |
16270 | mask = 0xffff; | |
16271 | if ((prefixes & PREFIX_DATA) == 0) | |
4fd7268a | 16272 | segment = ((start_pc + (codep - start_codep)) |
65ca155d | 16273 | & ~((bfd_vma) 0xffff)); |
252b5132 | 16274 | } |
5db04b09 L |
16275 | if (address_mode != mode_64bit |
16276 | || (isa64 == amd64 && !(rex & REX_W))) | |
f16cd0d5 | 16277 | used_prefixes |= (prefixes & PREFIX_DATA); |
252b5132 RH |
16278 | break; |
16279 | default: | |
16280 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
16281 | return; | |
16282 | } | |
42d5f9c6 | 16283 | disp = ((start_pc + (codep - start_codep) + disp) & mask) | segment; |
52b15da3 JH |
16284 | set_op (disp, 0); |
16285 | print_operand_value (scratchbuf, 1, disp); | |
252b5132 RH |
16286 | oappend (scratchbuf); |
16287 | } | |
16288 | ||
252b5132 | 16289 | static void |
ed7841b3 | 16290 | OP_SEG (int bytemode, int sizeflag) |
252b5132 | 16291 | { |
ed7841b3 | 16292 | if (bytemode == w_mode) |
7967e09e | 16293 | oappend (names_seg[modrm.reg]); |
ed7841b3 | 16294 | else |
7967e09e | 16295 | OP_E (modrm.mod == 3 ? bytemode : w_mode, sizeflag); |
252b5132 RH |
16296 | } |
16297 | ||
16298 | static void | |
26ca5450 | 16299 | OP_DIR (int dummy ATTRIBUTE_UNUSED, int sizeflag) |
252b5132 RH |
16300 | { |
16301 | int seg, offset; | |
16302 | ||
c608c12e | 16303 | if (sizeflag & DFLAG) |
252b5132 | 16304 | { |
c608c12e AM |
16305 | offset = get32 (); |
16306 | seg = get16 (); | |
252b5132 | 16307 | } |
c608c12e AM |
16308 | else |
16309 | { | |
16310 | offset = get16 (); | |
16311 | seg = get16 (); | |
16312 | } | |
7d421014 | 16313 | used_prefixes |= (prefixes & PREFIX_DATA); |
d708bcba | 16314 | if (intel_syntax) |
3f31e633 | 16315 | sprintf (scratchbuf, "0x%x:0x%x", seg, offset); |
d708bcba AM |
16316 | else |
16317 | sprintf (scratchbuf, "$0x%x,$0x%x", seg, offset); | |
c608c12e | 16318 | oappend (scratchbuf); |
252b5132 RH |
16319 | } |
16320 | ||
252b5132 | 16321 | static void |
3f31e633 | 16322 | OP_OFF (int bytemode, int sizeflag) |
252b5132 | 16323 | { |
52b15da3 | 16324 | bfd_vma off; |
252b5132 | 16325 | |
3f31e633 JB |
16326 | if (intel_syntax && (sizeflag & SUFFIX_ALWAYS)) |
16327 | intel_operand_size (bytemode, sizeflag); | |
252b5132 RH |
16328 | append_seg (); |
16329 | ||
cb712a9e | 16330 | if ((sizeflag & AFLAG) || address_mode == mode_64bit) |
252b5132 RH |
16331 | off = get32 (); |
16332 | else | |
16333 | off = get16 (); | |
16334 | ||
16335 | if (intel_syntax) | |
16336 | { | |
285ca992 | 16337 | if (!active_seg_prefix) |
252b5132 | 16338 | { |
d708bcba | 16339 | oappend (names_seg[ds_reg - es_reg]); |
252b5132 RH |
16340 | oappend (":"); |
16341 | } | |
16342 | } | |
52b15da3 JH |
16343 | print_operand_value (scratchbuf, 1, off); |
16344 | oappend (scratchbuf); | |
16345 | } | |
6439fc28 | 16346 | |
52b15da3 | 16347 | static void |
3f31e633 | 16348 | OP_OFF64 (int bytemode, int sizeflag) |
52b15da3 JH |
16349 | { |
16350 | bfd_vma off; | |
16351 | ||
539e75ad L |
16352 | if (address_mode != mode_64bit |
16353 | || (prefixes & PREFIX_ADDR)) | |
6439fc28 AM |
16354 | { |
16355 | OP_OFF (bytemode, sizeflag); | |
16356 | return; | |
16357 | } | |
16358 | ||
3f31e633 JB |
16359 | if (intel_syntax && (sizeflag & SUFFIX_ALWAYS)) |
16360 | intel_operand_size (bytemode, sizeflag); | |
52b15da3 JH |
16361 | append_seg (); |
16362 | ||
6608db57 | 16363 | off = get64 (); |
52b15da3 JH |
16364 | |
16365 | if (intel_syntax) | |
16366 | { | |
285ca992 | 16367 | if (!active_seg_prefix) |
52b15da3 | 16368 | { |
d708bcba | 16369 | oappend (names_seg[ds_reg - es_reg]); |
52b15da3 JH |
16370 | oappend (":"); |
16371 | } | |
16372 | } | |
16373 | print_operand_value (scratchbuf, 1, off); | |
252b5132 RH |
16374 | oappend (scratchbuf); |
16375 | } | |
16376 | ||
16377 | static void | |
26ca5450 | 16378 | ptr_reg (int code, int sizeflag) |
252b5132 | 16379 | { |
2da11e11 | 16380 | const char *s; |
d708bcba | 16381 | |
1d9f512f | 16382 | *obufp++ = open_char; |
20f0a1fc | 16383 | used_prefixes |= (prefixes & PREFIX_ADDR); |
cb712a9e | 16384 | if (address_mode == mode_64bit) |
c1a64871 JH |
16385 | { |
16386 | if (!(sizeflag & AFLAG)) | |
db6eb5be | 16387 | s = names32[code - eAX_reg]; |
c1a64871 | 16388 | else |
db6eb5be | 16389 | s = names64[code - eAX_reg]; |
c1a64871 | 16390 | } |
52b15da3 | 16391 | else if (sizeflag & AFLAG) |
252b5132 RH |
16392 | s = names32[code - eAX_reg]; |
16393 | else | |
16394 | s = names16[code - eAX_reg]; | |
16395 | oappend (s); | |
1d9f512f AM |
16396 | *obufp++ = close_char; |
16397 | *obufp = 0; | |
252b5132 RH |
16398 | } |
16399 | ||
16400 | static void | |
26ca5450 | 16401 | OP_ESreg (int code, int sizeflag) |
252b5132 | 16402 | { |
9306ca4a | 16403 | if (intel_syntax) |
52fd6d94 JB |
16404 | { |
16405 | switch (codep[-1]) | |
16406 | { | |
16407 | case 0x6d: /* insw/insl */ | |
16408 | intel_operand_size (z_mode, sizeflag); | |
16409 | break; | |
16410 | case 0xa5: /* movsw/movsl/movsq */ | |
16411 | case 0xa7: /* cmpsw/cmpsl/cmpsq */ | |
16412 | case 0xab: /* stosw/stosl */ | |
16413 | case 0xaf: /* scasw/scasl */ | |
16414 | intel_operand_size (v_mode, sizeflag); | |
16415 | break; | |
16416 | default: | |
16417 | intel_operand_size (b_mode, sizeflag); | |
16418 | } | |
16419 | } | |
9ce09ba2 | 16420 | oappend_maybe_intel ("%es:"); |
252b5132 RH |
16421 | ptr_reg (code, sizeflag); |
16422 | } | |
16423 | ||
16424 | static void | |
26ca5450 | 16425 | OP_DSreg (int code, int sizeflag) |
252b5132 | 16426 | { |
9306ca4a | 16427 | if (intel_syntax) |
52fd6d94 JB |
16428 | { |
16429 | switch (codep[-1]) | |
16430 | { | |
16431 | case 0x6f: /* outsw/outsl */ | |
16432 | intel_operand_size (z_mode, sizeflag); | |
16433 | break; | |
16434 | case 0xa5: /* movsw/movsl/movsq */ | |
16435 | case 0xa7: /* cmpsw/cmpsl/cmpsq */ | |
16436 | case 0xad: /* lodsw/lodsl/lodsq */ | |
16437 | intel_operand_size (v_mode, sizeflag); | |
16438 | break; | |
16439 | default: | |
16440 | intel_operand_size (b_mode, sizeflag); | |
16441 | } | |
16442 | } | |
285ca992 L |
16443 | /* Set active_seg_prefix to PREFIX_DS if it is unset so that the |
16444 | default segment register DS is printed. */ | |
16445 | if (!active_seg_prefix) | |
16446 | active_seg_prefix = PREFIX_DS; | |
6608db57 | 16447 | append_seg (); |
252b5132 RH |
16448 | ptr_reg (code, sizeflag); |
16449 | } | |
16450 | ||
252b5132 | 16451 | static void |
26ca5450 | 16452 | OP_C (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 16453 | { |
9b60702d | 16454 | int add; |
161a04f6 | 16455 | if (rex & REX_R) |
c4a530c5 | 16456 | { |
161a04f6 | 16457 | USED_REX (REX_R); |
c4a530c5 JB |
16458 | add = 8; |
16459 | } | |
cb712a9e | 16460 | else if (address_mode != mode_64bit && (prefixes & PREFIX_LOCK)) |
c4a530c5 | 16461 | { |
f16cd0d5 | 16462 | all_prefixes[last_lock_prefix] = 0; |
c4a530c5 JB |
16463 | used_prefixes |= PREFIX_LOCK; |
16464 | add = 8; | |
16465 | } | |
9b60702d L |
16466 | else |
16467 | add = 0; | |
7967e09e | 16468 | sprintf (scratchbuf, "%%cr%d", modrm.reg + add); |
9ce09ba2 | 16469 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
16470 | } |
16471 | ||
252b5132 | 16472 | static void |
26ca5450 | 16473 | OP_D (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 16474 | { |
9b60702d | 16475 | int add; |
161a04f6 L |
16476 | USED_REX (REX_R); |
16477 | if (rex & REX_R) | |
52b15da3 | 16478 | add = 8; |
9b60702d L |
16479 | else |
16480 | add = 0; | |
d708bcba | 16481 | if (intel_syntax) |
7967e09e | 16482 | sprintf (scratchbuf, "db%d", modrm.reg + add); |
d708bcba | 16483 | else |
7967e09e | 16484 | sprintf (scratchbuf, "%%db%d", modrm.reg + add); |
252b5132 RH |
16485 | oappend (scratchbuf); |
16486 | } | |
16487 | ||
252b5132 | 16488 | static void |
26ca5450 | 16489 | OP_T (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 16490 | { |
7967e09e | 16491 | sprintf (scratchbuf, "%%tr%d", modrm.reg); |
9ce09ba2 | 16492 | oappend_maybe_intel (scratchbuf); |
252b5132 RH |
16493 | } |
16494 | ||
16495 | static void | |
6f74c397 | 16496 | OP_R (int bytemode, int sizeflag) |
252b5132 | 16497 | { |
68f34464 L |
16498 | /* Skip mod/rm byte. */ |
16499 | MODRM_CHECK; | |
16500 | codep++; | |
16501 | OP_E_register (bytemode, sizeflag); | |
252b5132 RH |
16502 | } |
16503 | ||
16504 | static void | |
26ca5450 | 16505 | OP_MMX (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 | 16506 | { |
b9733481 L |
16507 | int reg = modrm.reg; |
16508 | const char **names; | |
16509 | ||
041bd2e0 JH |
16510 | used_prefixes |= (prefixes & PREFIX_DATA); |
16511 | if (prefixes & PREFIX_DATA) | |
20f0a1fc | 16512 | { |
b9733481 | 16513 | names = names_xmm; |
161a04f6 L |
16514 | USED_REX (REX_R); |
16515 | if (rex & REX_R) | |
b9733481 | 16516 | reg += 8; |
20f0a1fc | 16517 | } |
041bd2e0 | 16518 | else |
b9733481 L |
16519 | names = names_mm; |
16520 | oappend (names[reg]); | |
252b5132 RH |
16521 | } |
16522 | ||
c608c12e | 16523 | static void |
c0f3af97 | 16524 | OP_XMM (int bytemode, int sizeflag ATTRIBUTE_UNUSED) |
c608c12e | 16525 | { |
b9733481 L |
16526 | int reg = modrm.reg; |
16527 | const char **names; | |
16528 | ||
161a04f6 L |
16529 | USED_REX (REX_R); |
16530 | if (rex & REX_R) | |
b9733481 | 16531 | reg += 8; |
43234a1e L |
16532 | if (vex.evex) |
16533 | { | |
16534 | if (!vex.r) | |
16535 | reg += 16; | |
16536 | } | |
16537 | ||
539f890d L |
16538 | if (need_vex |
16539 | && bytemode != xmm_mode | |
43234a1e L |
16540 | && bytemode != xmmq_mode |
16541 | && bytemode != evex_half_bcst_xmmq_mode | |
16542 | && bytemode != ymm_mode | |
539f890d | 16543 | && bytemode != scalar_mode) |
c0f3af97 L |
16544 | { |
16545 | switch (vex.length) | |
16546 | { | |
16547 | case 128: | |
b9733481 | 16548 | names = names_xmm; |
c0f3af97 L |
16549 | break; |
16550 | case 256: | |
5fc35d96 IT |
16551 | if (vex.w |
16552 | || (bytemode != vex_vsib_q_w_dq_mode | |
16553 | && bytemode != vex_vsib_q_w_d_mode)) | |
6c30d220 L |
16554 | names = names_ymm; |
16555 | else | |
16556 | names = names_xmm; | |
c0f3af97 | 16557 | break; |
43234a1e L |
16558 | case 512: |
16559 | names = names_zmm; | |
16560 | break; | |
c0f3af97 L |
16561 | default: |
16562 | abort (); | |
16563 | } | |
16564 | } | |
43234a1e L |
16565 | else if (bytemode == xmmq_mode |
16566 | || bytemode == evex_half_bcst_xmmq_mode) | |
16567 | { | |
16568 | switch (vex.length) | |
16569 | { | |
16570 | case 128: | |
16571 | case 256: | |
16572 | names = names_xmm; | |
16573 | break; | |
16574 | case 512: | |
16575 | names = names_ymm; | |
16576 | break; | |
16577 | default: | |
16578 | abort (); | |
16579 | } | |
16580 | } | |
16581 | else if (bytemode == ymm_mode) | |
16582 | names = names_ymm; | |
c0f3af97 | 16583 | else |
b9733481 L |
16584 | names = names_xmm; |
16585 | oappend (names[reg]); | |
c608c12e AM |
16586 | } |
16587 | ||
252b5132 | 16588 | static void |
26ca5450 | 16589 | OP_EM (int bytemode, int sizeflag) |
252b5132 | 16590 | { |
b9733481 L |
16591 | int reg; |
16592 | const char **names; | |
16593 | ||
7967e09e | 16594 | if (modrm.mod != 3) |
252b5132 | 16595 | { |
b6169b20 L |
16596 | if (intel_syntax |
16597 | && (bytemode == v_mode || bytemode == v_swap_mode)) | |
9306ca4a JB |
16598 | { |
16599 | bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode; | |
16600 | used_prefixes |= (prefixes & PREFIX_DATA); | |
6c067bbb | 16601 | } |
252b5132 RH |
16602 | OP_E (bytemode, sizeflag); |
16603 | return; | |
16604 | } | |
16605 | ||
b6169b20 L |
16606 | if ((sizeflag & SUFFIX_ALWAYS) && bytemode == v_swap_mode) |
16607 | swap_operand (); | |
16608 | ||
6608db57 | 16609 | /* Skip mod/rm byte. */ |
4bba6815 | 16610 | MODRM_CHECK; |
252b5132 | 16611 | codep++; |
041bd2e0 | 16612 | used_prefixes |= (prefixes & PREFIX_DATA); |
b9733481 | 16613 | reg = modrm.rm; |
041bd2e0 | 16614 | if (prefixes & PREFIX_DATA) |
20f0a1fc | 16615 | { |
b9733481 | 16616 | names = names_xmm; |
161a04f6 L |
16617 | USED_REX (REX_B); |
16618 | if (rex & REX_B) | |
b9733481 | 16619 | reg += 8; |
20f0a1fc | 16620 | } |
041bd2e0 | 16621 | else |
b9733481 L |
16622 | names = names_mm; |
16623 | oappend (names[reg]); | |
252b5132 RH |
16624 | } |
16625 | ||
246c51aa L |
16626 | /* cvt* are the only instructions in sse2 which have |
16627 | both SSE and MMX operands and also have 0x66 prefix | |
16628 | in their opcode. 0x66 was originally used to differentiate | |
16629 | between SSE and MMX instruction(operands). So we have to handle the | |
4d9567e0 MM |
16630 | cvt* separately using OP_EMC and OP_MXC */ |
16631 | static void | |
16632 | OP_EMC (int bytemode, int sizeflag) | |
16633 | { | |
7967e09e | 16634 | if (modrm.mod != 3) |
4d9567e0 MM |
16635 | { |
16636 | if (intel_syntax && bytemode == v_mode) | |
16637 | { | |
16638 | bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode; | |
16639 | used_prefixes |= (prefixes & PREFIX_DATA); | |
6c067bbb | 16640 | } |
4d9567e0 MM |
16641 | OP_E (bytemode, sizeflag); |
16642 | return; | |
16643 | } | |
246c51aa | 16644 | |
4d9567e0 MM |
16645 | /* Skip mod/rm byte. */ |
16646 | MODRM_CHECK; | |
16647 | codep++; | |
16648 | used_prefixes |= (prefixes & PREFIX_DATA); | |
b9733481 | 16649 | oappend (names_mm[modrm.rm]); |
4d9567e0 MM |
16650 | } |
16651 | ||
16652 | static void | |
16653 | OP_MXC (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
16654 | { | |
16655 | used_prefixes |= (prefixes & PREFIX_DATA); | |
b9733481 | 16656 | oappend (names_mm[modrm.reg]); |
4d9567e0 MM |
16657 | } |
16658 | ||
c608c12e | 16659 | static void |
26ca5450 | 16660 | OP_EX (int bytemode, int sizeflag) |
c608c12e | 16661 | { |
b9733481 L |
16662 | int reg; |
16663 | const char **names; | |
d6f574e0 L |
16664 | |
16665 | /* Skip mod/rm byte. */ | |
16666 | MODRM_CHECK; | |
16667 | codep++; | |
16668 | ||
7967e09e | 16669 | if (modrm.mod != 3) |
c608c12e | 16670 | { |
c1e679ec | 16671 | OP_E_memory (bytemode, sizeflag); |
c608c12e AM |
16672 | return; |
16673 | } | |
d6f574e0 | 16674 | |
b9733481 | 16675 | reg = modrm.rm; |
161a04f6 L |
16676 | USED_REX (REX_B); |
16677 | if (rex & REX_B) | |
b9733481 | 16678 | reg += 8; |
43234a1e L |
16679 | if (vex.evex) |
16680 | { | |
16681 | USED_REX (REX_X); | |
16682 | if ((rex & REX_X)) | |
16683 | reg += 16; | |
16684 | } | |
c608c12e | 16685 | |
b6169b20 | 16686 | if ((sizeflag & SUFFIX_ALWAYS) |
fa99fab2 L |
16687 | && (bytemode == x_swap_mode |
16688 | || bytemode == d_swap_mode | |
1ba585e8 | 16689 | || bytemode == dqw_swap_mode |
7bb15c6f | 16690 | || bytemode == d_scalar_swap_mode |
539f890d L |
16691 | || bytemode == q_swap_mode |
16692 | || bytemode == q_scalar_swap_mode)) | |
b6169b20 L |
16693 | swap_operand (); |
16694 | ||
c0f3af97 L |
16695 | if (need_vex |
16696 | && bytemode != xmm_mode | |
6c30d220 L |
16697 | && bytemode != xmmdw_mode |
16698 | && bytemode != xmmqd_mode | |
16699 | && bytemode != xmm_mb_mode | |
16700 | && bytemode != xmm_mw_mode | |
16701 | && bytemode != xmm_md_mode | |
16702 | && bytemode != xmm_mq_mode | |
43234a1e | 16703 | && bytemode != xmm_mdq_mode |
539f890d | 16704 | && bytemode != xmmq_mode |
43234a1e L |
16705 | && bytemode != evex_half_bcst_xmmq_mode |
16706 | && bytemode != ymm_mode | |
539f890d | 16707 | && bytemode != d_scalar_mode |
7bb15c6f | 16708 | && bytemode != d_scalar_swap_mode |
539f890d | 16709 | && bytemode != q_scalar_mode |
1c480963 L |
16710 | && bytemode != q_scalar_swap_mode |
16711 | && bytemode != vex_scalar_w_dq_mode) | |
c0f3af97 L |
16712 | { |
16713 | switch (vex.length) | |
16714 | { | |
16715 | case 128: | |
b9733481 | 16716 | names = names_xmm; |
c0f3af97 L |
16717 | break; |
16718 | case 256: | |
b9733481 | 16719 | names = names_ymm; |
c0f3af97 | 16720 | break; |
43234a1e L |
16721 | case 512: |
16722 | names = names_zmm; | |
16723 | break; | |
c0f3af97 L |
16724 | default: |
16725 | abort (); | |
16726 | } | |
16727 | } | |
43234a1e L |
16728 | else if (bytemode == xmmq_mode |
16729 | || bytemode == evex_half_bcst_xmmq_mode) | |
16730 | { | |
16731 | switch (vex.length) | |
16732 | { | |
16733 | case 128: | |
16734 | case 256: | |
16735 | names = names_xmm; | |
16736 | break; | |
16737 | case 512: | |
16738 | names = names_ymm; | |
16739 | break; | |
16740 | default: | |
16741 | abort (); | |
16742 | } | |
16743 | } | |
16744 | else if (bytemode == ymm_mode) | |
16745 | names = names_ymm; | |
c0f3af97 | 16746 | else |
b9733481 L |
16747 | names = names_xmm; |
16748 | oappend (names[reg]); | |
c608c12e AM |
16749 | } |
16750 | ||
252b5132 | 16751 | static void |
26ca5450 | 16752 | OP_MS (int bytemode, int sizeflag) |
252b5132 | 16753 | { |
7967e09e | 16754 | if (modrm.mod == 3) |
2da11e11 AM |
16755 | OP_EM (bytemode, sizeflag); |
16756 | else | |
6608db57 | 16757 | BadOp (); |
252b5132 RH |
16758 | } |
16759 | ||
992aaec9 | 16760 | static void |
26ca5450 | 16761 | OP_XS (int bytemode, int sizeflag) |
992aaec9 | 16762 | { |
7967e09e | 16763 | if (modrm.mod == 3) |
992aaec9 AM |
16764 | OP_EX (bytemode, sizeflag); |
16765 | else | |
6608db57 | 16766 | BadOp (); |
992aaec9 AM |
16767 | } |
16768 | ||
cc0ec051 AM |
16769 | static void |
16770 | OP_M (int bytemode, int sizeflag) | |
16771 | { | |
7967e09e | 16772 | if (modrm.mod == 3) |
75413a22 L |
16773 | /* bad bound,lea,lds,les,lfs,lgs,lss,cmpxchg8b,vmptrst modrm */ |
16774 | BadOp (); | |
cc0ec051 AM |
16775 | else |
16776 | OP_E (bytemode, sizeflag); | |
16777 | } | |
16778 | ||
16779 | static void | |
16780 | OP_0f07 (int bytemode, int sizeflag) | |
16781 | { | |
7967e09e | 16782 | if (modrm.mod != 3 || modrm.rm != 0) |
cc0ec051 AM |
16783 | BadOp (); |
16784 | else | |
16785 | OP_E (bytemode, sizeflag); | |
16786 | } | |
16787 | ||
46e883c5 | 16788 | /* NOP is an alias of "xchg %ax,%ax" in 16bit mode, "xchg %eax,%eax" in |
246c51aa | 16789 | 32bit mode and "xchg %rax,%rax" in 64bit mode. */ |
46e883c5 | 16790 | |
cc0ec051 | 16791 | static void |
46e883c5 | 16792 | NOP_Fixup1 (int bytemode, int sizeflag) |
cc0ec051 | 16793 | { |
8b38ad71 L |
16794 | if ((prefixes & PREFIX_DATA) != 0 |
16795 | || (rex != 0 | |
16796 | && rex != 0x48 | |
16797 | && address_mode == mode_64bit)) | |
46e883c5 L |
16798 | OP_REG (bytemode, sizeflag); |
16799 | else | |
16800 | strcpy (obuf, "nop"); | |
16801 | } | |
16802 | ||
16803 | static void | |
16804 | NOP_Fixup2 (int bytemode, int sizeflag) | |
16805 | { | |
8b38ad71 L |
16806 | if ((prefixes & PREFIX_DATA) != 0 |
16807 | || (rex != 0 | |
16808 | && rex != 0x48 | |
16809 | && address_mode == mode_64bit)) | |
46e883c5 | 16810 | OP_IMREG (bytemode, sizeflag); |
cc0ec051 AM |
16811 | } |
16812 | ||
84037f8c | 16813 | static const char *const Suffix3DNow[] = { |
252b5132 RH |
16814 | /* 00 */ NULL, NULL, NULL, NULL, |
16815 | /* 04 */ NULL, NULL, NULL, NULL, | |
16816 | /* 08 */ NULL, NULL, NULL, NULL, | |
9e525108 | 16817 | /* 0C */ "pi2fw", "pi2fd", NULL, NULL, |
252b5132 RH |
16818 | /* 10 */ NULL, NULL, NULL, NULL, |
16819 | /* 14 */ NULL, NULL, NULL, NULL, | |
16820 | /* 18 */ NULL, NULL, NULL, NULL, | |
9e525108 | 16821 | /* 1C */ "pf2iw", "pf2id", NULL, NULL, |
252b5132 RH |
16822 | /* 20 */ NULL, NULL, NULL, NULL, |
16823 | /* 24 */ NULL, NULL, NULL, NULL, | |
16824 | /* 28 */ NULL, NULL, NULL, NULL, | |
16825 | /* 2C */ NULL, NULL, NULL, NULL, | |
16826 | /* 30 */ NULL, NULL, NULL, NULL, | |
16827 | /* 34 */ NULL, NULL, NULL, NULL, | |
16828 | /* 38 */ NULL, NULL, NULL, NULL, | |
16829 | /* 3C */ NULL, NULL, NULL, NULL, | |
16830 | /* 40 */ NULL, NULL, NULL, NULL, | |
16831 | /* 44 */ NULL, NULL, NULL, NULL, | |
16832 | /* 48 */ NULL, NULL, NULL, NULL, | |
16833 | /* 4C */ NULL, NULL, NULL, NULL, | |
16834 | /* 50 */ NULL, NULL, NULL, NULL, | |
16835 | /* 54 */ NULL, NULL, NULL, NULL, | |
16836 | /* 58 */ NULL, NULL, NULL, NULL, | |
16837 | /* 5C */ NULL, NULL, NULL, NULL, | |
16838 | /* 60 */ NULL, NULL, NULL, NULL, | |
16839 | /* 64 */ NULL, NULL, NULL, NULL, | |
16840 | /* 68 */ NULL, NULL, NULL, NULL, | |
16841 | /* 6C */ NULL, NULL, NULL, NULL, | |
16842 | /* 70 */ NULL, NULL, NULL, NULL, | |
16843 | /* 74 */ NULL, NULL, NULL, NULL, | |
16844 | /* 78 */ NULL, NULL, NULL, NULL, | |
16845 | /* 7C */ NULL, NULL, NULL, NULL, | |
16846 | /* 80 */ NULL, NULL, NULL, NULL, | |
16847 | /* 84 */ NULL, NULL, NULL, NULL, | |
9e525108 AM |
16848 | /* 88 */ NULL, NULL, "pfnacc", NULL, |
16849 | /* 8C */ NULL, NULL, "pfpnacc", NULL, | |
252b5132 RH |
16850 | /* 90 */ "pfcmpge", NULL, NULL, NULL, |
16851 | /* 94 */ "pfmin", NULL, "pfrcp", "pfrsqrt", | |
16852 | /* 98 */ NULL, NULL, "pfsub", NULL, | |
16853 | /* 9C */ NULL, NULL, "pfadd", NULL, | |
16854 | /* A0 */ "pfcmpgt", NULL, NULL, NULL, | |
16855 | /* A4 */ "pfmax", NULL, "pfrcpit1", "pfrsqit1", | |
16856 | /* A8 */ NULL, NULL, "pfsubr", NULL, | |
16857 | /* AC */ NULL, NULL, "pfacc", NULL, | |
16858 | /* B0 */ "pfcmpeq", NULL, NULL, NULL, | |
9beff690 | 16859 | /* B4 */ "pfmul", NULL, "pfrcpit2", "pmulhrw", |
9e525108 | 16860 | /* B8 */ NULL, NULL, NULL, "pswapd", |
252b5132 RH |
16861 | /* BC */ NULL, NULL, NULL, "pavgusb", |
16862 | /* C0 */ NULL, NULL, NULL, NULL, | |
16863 | /* C4 */ NULL, NULL, NULL, NULL, | |
16864 | /* C8 */ NULL, NULL, NULL, NULL, | |
16865 | /* CC */ NULL, NULL, NULL, NULL, | |
16866 | /* D0 */ NULL, NULL, NULL, NULL, | |
16867 | /* D4 */ NULL, NULL, NULL, NULL, | |
16868 | /* D8 */ NULL, NULL, NULL, NULL, | |
16869 | /* DC */ NULL, NULL, NULL, NULL, | |
16870 | /* E0 */ NULL, NULL, NULL, NULL, | |
16871 | /* E4 */ NULL, NULL, NULL, NULL, | |
16872 | /* E8 */ NULL, NULL, NULL, NULL, | |
16873 | /* EC */ NULL, NULL, NULL, NULL, | |
16874 | /* F0 */ NULL, NULL, NULL, NULL, | |
16875 | /* F4 */ NULL, NULL, NULL, NULL, | |
16876 | /* F8 */ NULL, NULL, NULL, NULL, | |
16877 | /* FC */ NULL, NULL, NULL, NULL, | |
16878 | }; | |
16879 | ||
16880 | static void | |
26ca5450 | 16881 | OP_3DNowSuffix (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
252b5132 RH |
16882 | { |
16883 | const char *mnemonic; | |
16884 | ||
16885 | FETCH_DATA (the_info, codep + 1); | |
16886 | /* AMD 3DNow! instructions are specified by an opcode suffix in the | |
16887 | place where an 8-bit immediate would normally go. ie. the last | |
16888 | byte of the instruction. */ | |
ea397f5b | 16889 | obufp = mnemonicendp; |
c608c12e | 16890 | mnemonic = Suffix3DNow[*codep++ & 0xff]; |
252b5132 | 16891 | if (mnemonic) |
2da11e11 | 16892 | oappend (mnemonic); |
252b5132 RH |
16893 | else |
16894 | { | |
16895 | /* Since a variable sized modrm/sib chunk is between the start | |
16896 | of the opcode (0x0f0f) and the opcode suffix, we need to do | |
16897 | all the modrm processing first, and don't know until now that | |
16898 | we have a bad opcode. This necessitates some cleaning up. */ | |
ce518a5f L |
16899 | op_out[0][0] = '\0'; |
16900 | op_out[1][0] = '\0'; | |
6608db57 | 16901 | BadOp (); |
252b5132 | 16902 | } |
ea397f5b | 16903 | mnemonicendp = obufp; |
252b5132 | 16904 | } |
c608c12e | 16905 | |
ea397f5b L |
16906 | static struct op simd_cmp_op[] = |
16907 | { | |
16908 | { STRING_COMMA_LEN ("eq") }, | |
16909 | { STRING_COMMA_LEN ("lt") }, | |
16910 | { STRING_COMMA_LEN ("le") }, | |
16911 | { STRING_COMMA_LEN ("unord") }, | |
16912 | { STRING_COMMA_LEN ("neq") }, | |
16913 | { STRING_COMMA_LEN ("nlt") }, | |
16914 | { STRING_COMMA_LEN ("nle") }, | |
16915 | { STRING_COMMA_LEN ("ord") } | |
c608c12e AM |
16916 | }; |
16917 | ||
16918 | static void | |
ad19981d | 16919 | CMP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) |
c608c12e AM |
16920 | { |
16921 | unsigned int cmp_type; | |
16922 | ||
16923 | FETCH_DATA (the_info, codep + 1); | |
16924 | cmp_type = *codep++ & 0xff; | |
c0f3af97 | 16925 | if (cmp_type < ARRAY_SIZE (simd_cmp_op)) |
c608c12e | 16926 | { |
ad19981d | 16927 | char suffix [3]; |
ea397f5b | 16928 | char *p = mnemonicendp - 2; |
ad19981d L |
16929 | suffix[0] = p[0]; |
16930 | suffix[1] = p[1]; | |
16931 | suffix[2] = '\0'; | |
ea397f5b L |
16932 | sprintf (p, "%s%s", simd_cmp_op[cmp_type].name, suffix); |
16933 | mnemonicendp += simd_cmp_op[cmp_type].len; | |
c608c12e AM |
16934 | } |
16935 | else | |
16936 | { | |
ad19981d L |
16937 | /* We have a reserved extension byte. Output it directly. */ |
16938 | scratchbuf[0] = '$'; | |
16939 | print_operand_value (scratchbuf + 1, 1, cmp_type); | |
9ce09ba2 | 16940 | oappend_maybe_intel (scratchbuf); |
ad19981d | 16941 | scratchbuf[0] = '\0'; |
c608c12e AM |
16942 | } |
16943 | } | |
16944 | ||
9916071f AP |
16945 | static void |
16946 | OP_Mwaitx (int bytemode ATTRIBUTE_UNUSED, | |
16947 | int sizeflag ATTRIBUTE_UNUSED) | |
16948 | { | |
16949 | /* mwaitx %eax,%ecx,%ebx */ | |
16950 | if (!intel_syntax) | |
16951 | { | |
16952 | const char **names = (address_mode == mode_64bit | |
16953 | ? names64 : names32); | |
16954 | strcpy (op_out[0], names[0]); | |
16955 | strcpy (op_out[1], names[1]); | |
16956 | strcpy (op_out[2], names[3]); | |
16957 | two_source_ops = 1; | |
16958 | } | |
16959 | /* Skip mod/rm byte. */ | |
16960 | MODRM_CHECK; | |
16961 | codep++; | |
16962 | } | |
16963 | ||
ca164297 | 16964 | static void |
b844680a L |
16965 | OP_Mwait (int bytemode ATTRIBUTE_UNUSED, |
16966 | int sizeflag ATTRIBUTE_UNUSED) | |
16967 | { | |
16968 | /* mwait %eax,%ecx */ | |
16969 | if (!intel_syntax) | |
16970 | { | |
16971 | const char **names = (address_mode == mode_64bit | |
16972 | ? names64 : names32); | |
16973 | strcpy (op_out[0], names[0]); | |
16974 | strcpy (op_out[1], names[1]); | |
16975 | two_source_ops = 1; | |
16976 | } | |
16977 | /* Skip mod/rm byte. */ | |
16978 | MODRM_CHECK; | |
16979 | codep++; | |
16980 | } | |
16981 | ||
16982 | static void | |
16983 | OP_Monitor (int bytemode ATTRIBUTE_UNUSED, | |
16984 | int sizeflag ATTRIBUTE_UNUSED) | |
ca164297 | 16985 | { |
b844680a L |
16986 | /* monitor %eax,%ecx,%edx" */ |
16987 | if (!intel_syntax) | |
ca164297 | 16988 | { |
b844680a | 16989 | const char **op1_names; |
cb712a9e L |
16990 | const char **names = (address_mode == mode_64bit |
16991 | ? names64 : names32); | |
1d9f512f | 16992 | |
b844680a L |
16993 | if (!(prefixes & PREFIX_ADDR)) |
16994 | op1_names = (address_mode == mode_16bit | |
16995 | ? names16 : names); | |
ca164297 L |
16996 | else |
16997 | { | |
b844680a | 16998 | /* Remove "addr16/addr32". */ |
f16cd0d5 | 16999 | all_prefixes[last_addr_prefix] = 0; |
b844680a L |
17000 | op1_names = (address_mode != mode_32bit |
17001 | ? names32 : names16); | |
17002 | used_prefixes |= PREFIX_ADDR; | |
ca164297 | 17003 | } |
b844680a L |
17004 | strcpy (op_out[0], op1_names[0]); |
17005 | strcpy (op_out[1], names[1]); | |
17006 | strcpy (op_out[2], names[2]); | |
17007 | two_source_ops = 1; | |
ca164297 | 17008 | } |
b844680a L |
17009 | /* Skip mod/rm byte. */ |
17010 | MODRM_CHECK; | |
17011 | codep++; | |
30123838 JB |
17012 | } |
17013 | ||
6608db57 KH |
17014 | static void |
17015 | BadOp (void) | |
2da11e11 | 17016 | { |
6608db57 KH |
17017 | /* Throw away prefixes and 1st. opcode byte. */ |
17018 | codep = insn_codep + 1; | |
2da11e11 AM |
17019 | oappend ("(bad)"); |
17020 | } | |
4cc91dba | 17021 | |
35c52694 L |
17022 | static void |
17023 | REP_Fixup (int bytemode, int sizeflag) | |
17024 | { | |
17025 | /* The 0xf3 prefix should be displayed as "rep" for ins, outs, movs, | |
17026 | lods and stos. */ | |
35c52694 | 17027 | if (prefixes & PREFIX_REPZ) |
f16cd0d5 | 17028 | all_prefixes[last_repz_prefix] = REP_PREFIX; |
35c52694 L |
17029 | |
17030 | switch (bytemode) | |
17031 | { | |
17032 | case al_reg: | |
17033 | case eAX_reg: | |
17034 | case indir_dx_reg: | |
17035 | OP_IMREG (bytemode, sizeflag); | |
17036 | break; | |
17037 | case eDI_reg: | |
17038 | OP_ESreg (bytemode, sizeflag); | |
17039 | break; | |
17040 | case eSI_reg: | |
17041 | OP_DSreg (bytemode, sizeflag); | |
17042 | break; | |
17043 | default: | |
17044 | abort (); | |
17045 | break; | |
17046 | } | |
17047 | } | |
f5804c90 | 17048 | |
7e8b059b L |
17049 | /* For BND-prefixed instructions 0xF2 prefix should be displayed as |
17050 | "bnd". */ | |
17051 | ||
17052 | static void | |
17053 | BND_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
17054 | { | |
17055 | if (prefixes & PREFIX_REPNZ) | |
17056 | all_prefixes[last_repnz_prefix] = BND_PREFIX; | |
17057 | } | |
17058 | ||
42164a71 L |
17059 | /* Similar to OP_E. But the 0xf2/0xf3 prefixes should be displayed as |
17060 | "xacquire"/"xrelease" for memory operand if there is a LOCK prefix. | |
17061 | */ | |
17062 | ||
17063 | static void | |
17064 | HLE_Fixup1 (int bytemode, int sizeflag) | |
17065 | { | |
17066 | if (modrm.mod != 3 | |
17067 | && (prefixes & PREFIX_LOCK) != 0) | |
17068 | { | |
17069 | if (prefixes & PREFIX_REPZ) | |
17070 | all_prefixes[last_repz_prefix] = XRELEASE_PREFIX; | |
17071 | if (prefixes & PREFIX_REPNZ) | |
17072 | all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX; | |
17073 | } | |
17074 | ||
17075 | OP_E (bytemode, sizeflag); | |
17076 | } | |
17077 | ||
17078 | /* Similar to OP_E. But the 0xf2/0xf3 prefixes should be displayed as | |
17079 | "xacquire"/"xrelease" for memory operand. No check for LOCK prefix. | |
17080 | */ | |
17081 | ||
17082 | static void | |
17083 | HLE_Fixup2 (int bytemode, int sizeflag) | |
17084 | { | |
17085 | if (modrm.mod != 3) | |
17086 | { | |
17087 | if (prefixes & PREFIX_REPZ) | |
17088 | all_prefixes[last_repz_prefix] = XRELEASE_PREFIX; | |
17089 | if (prefixes & PREFIX_REPNZ) | |
17090 | all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX; | |
17091 | } | |
17092 | ||
17093 | OP_E (bytemode, sizeflag); | |
17094 | } | |
17095 | ||
17096 | /* Similar to OP_E. But the 0xf3 prefixes should be displayed as | |
17097 | "xrelease" for memory operand. No check for LOCK prefix. */ | |
17098 | ||
17099 | static void | |
17100 | HLE_Fixup3 (int bytemode, int sizeflag) | |
17101 | { | |
17102 | if (modrm.mod != 3 | |
17103 | && last_repz_prefix > last_repnz_prefix | |
17104 | && (prefixes & PREFIX_REPZ) != 0) | |
17105 | all_prefixes[last_repz_prefix] = XRELEASE_PREFIX; | |
17106 | ||
17107 | OP_E (bytemode, sizeflag); | |
17108 | } | |
17109 | ||
f5804c90 L |
17110 | static void |
17111 | CMPXCHG8B_Fixup (int bytemode, int sizeflag) | |
17112 | { | |
161a04f6 L |
17113 | USED_REX (REX_W); |
17114 | if (rex & REX_W) | |
f5804c90 L |
17115 | { |
17116 | /* Change cmpxchg8b to cmpxchg16b. */ | |
ea397f5b L |
17117 | char *p = mnemonicendp - 2; |
17118 | mnemonicendp = stpcpy (p, "16b"); | |
fb9c77c7 | 17119 | bytemode = o_mode; |
f5804c90 | 17120 | } |
42164a71 L |
17121 | else if ((prefixes & PREFIX_LOCK) != 0) |
17122 | { | |
17123 | if (prefixes & PREFIX_REPZ) | |
17124 | all_prefixes[last_repz_prefix] = XRELEASE_PREFIX; | |
17125 | if (prefixes & PREFIX_REPNZ) | |
17126 | all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX; | |
17127 | } | |
17128 | ||
f5804c90 L |
17129 | OP_M (bytemode, sizeflag); |
17130 | } | |
42903f7f L |
17131 | |
17132 | static void | |
17133 | XMM_Fixup (int reg, int sizeflag ATTRIBUTE_UNUSED) | |
17134 | { | |
b9733481 L |
17135 | const char **names; |
17136 | ||
c0f3af97 L |
17137 | if (need_vex) |
17138 | { | |
17139 | switch (vex.length) | |
17140 | { | |
17141 | case 128: | |
b9733481 | 17142 | names = names_xmm; |
c0f3af97 L |
17143 | break; |
17144 | case 256: | |
b9733481 | 17145 | names = names_ymm; |
c0f3af97 L |
17146 | break; |
17147 | default: | |
17148 | abort (); | |
17149 | } | |
17150 | } | |
17151 | else | |
b9733481 L |
17152 | names = names_xmm; |
17153 | oappend (names[reg]); | |
42903f7f | 17154 | } |
381d071f L |
17155 | |
17156 | static void | |
17157 | CRC32_Fixup (int bytemode, int sizeflag) | |
17158 | { | |
17159 | /* Add proper suffix to "crc32". */ | |
ea397f5b | 17160 | char *p = mnemonicendp; |
381d071f L |
17161 | |
17162 | switch (bytemode) | |
17163 | { | |
17164 | case b_mode: | |
20592a94 | 17165 | if (intel_syntax) |
ea397f5b | 17166 | goto skip; |
20592a94 | 17167 | |
381d071f L |
17168 | *p++ = 'b'; |
17169 | break; | |
17170 | case v_mode: | |
20592a94 | 17171 | if (intel_syntax) |
ea397f5b | 17172 | goto skip; |
20592a94 | 17173 | |
381d071f L |
17174 | USED_REX (REX_W); |
17175 | if (rex & REX_W) | |
17176 | *p++ = 'q'; | |
7bb15c6f | 17177 | else |
f16cd0d5 L |
17178 | { |
17179 | if (sizeflag & DFLAG) | |
17180 | *p++ = 'l'; | |
17181 | else | |
17182 | *p++ = 'w'; | |
17183 | used_prefixes |= (prefixes & PREFIX_DATA); | |
17184 | } | |
381d071f L |
17185 | break; |
17186 | default: | |
17187 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
17188 | break; | |
17189 | } | |
ea397f5b | 17190 | mnemonicendp = p; |
381d071f L |
17191 | *p = '\0'; |
17192 | ||
ea397f5b | 17193 | skip: |
381d071f L |
17194 | if (modrm.mod == 3) |
17195 | { | |
17196 | int add; | |
17197 | ||
17198 | /* Skip mod/rm byte. */ | |
17199 | MODRM_CHECK; | |
17200 | codep++; | |
17201 | ||
17202 | USED_REX (REX_B); | |
17203 | add = (rex & REX_B) ? 8 : 0; | |
17204 | if (bytemode == b_mode) | |
17205 | { | |
17206 | USED_REX (0); | |
17207 | if (rex) | |
17208 | oappend (names8rex[modrm.rm + add]); | |
17209 | else | |
17210 | oappend (names8[modrm.rm + add]); | |
17211 | } | |
17212 | else | |
17213 | { | |
17214 | USED_REX (REX_W); | |
17215 | if (rex & REX_W) | |
17216 | oappend (names64[modrm.rm + add]); | |
17217 | else if ((prefixes & PREFIX_DATA)) | |
17218 | oappend (names16[modrm.rm + add]); | |
17219 | else | |
17220 | oappend (names32[modrm.rm + add]); | |
17221 | } | |
17222 | } | |
17223 | else | |
9344ff29 | 17224 | OP_E (bytemode, sizeflag); |
381d071f | 17225 | } |
85f10a01 | 17226 | |
eacc9c89 L |
17227 | static void |
17228 | FXSAVE_Fixup (int bytemode, int sizeflag) | |
17229 | { | |
17230 | /* Add proper suffix to "fxsave" and "fxrstor". */ | |
17231 | USED_REX (REX_W); | |
17232 | if (rex & REX_W) | |
17233 | { | |
17234 | char *p = mnemonicendp; | |
17235 | *p++ = '6'; | |
17236 | *p++ = '4'; | |
17237 | *p = '\0'; | |
17238 | mnemonicendp = p; | |
17239 | } | |
17240 | OP_M (bytemode, sizeflag); | |
17241 | } | |
17242 | ||
c0f3af97 L |
17243 | /* Display the destination register operand for instructions with |
17244 | VEX. */ | |
17245 | ||
17246 | static void | |
17247 | OP_VEX (int bytemode, int sizeflag ATTRIBUTE_UNUSED) | |
17248 | { | |
539f890d | 17249 | int reg; |
b9733481 L |
17250 | const char **names; |
17251 | ||
c0f3af97 L |
17252 | if (!need_vex) |
17253 | abort (); | |
17254 | ||
17255 | if (!need_vex_reg) | |
17256 | return; | |
17257 | ||
539f890d | 17258 | reg = vex.register_specifier; |
43234a1e L |
17259 | if (vex.evex) |
17260 | { | |
17261 | if (!vex.v) | |
17262 | reg += 16; | |
17263 | } | |
17264 | ||
539f890d L |
17265 | if (bytemode == vex_scalar_mode) |
17266 | { | |
17267 | oappend (names_xmm[reg]); | |
17268 | return; | |
17269 | } | |
17270 | ||
c0f3af97 L |
17271 | switch (vex.length) |
17272 | { | |
17273 | case 128: | |
17274 | switch (bytemode) | |
17275 | { | |
17276 | case vex_mode: | |
17277 | case vex128_mode: | |
6c30d220 | 17278 | case vex_vsib_q_w_dq_mode: |
5fc35d96 | 17279 | case vex_vsib_q_w_d_mode: |
cb21baef L |
17280 | names = names_xmm; |
17281 | break; | |
17282 | case dq_mode: | |
17283 | if (vex.w) | |
17284 | names = names64; | |
17285 | else | |
17286 | names = names32; | |
c0f3af97 | 17287 | break; |
1ba585e8 | 17288 | case mask_bd_mode: |
43234a1e | 17289 | case mask_mode: |
9889cbb1 L |
17290 | if (reg > 0x7) |
17291 | { | |
17292 | oappend ("(bad)"); | |
17293 | return; | |
17294 | } | |
43234a1e L |
17295 | names = names_mask; |
17296 | break; | |
c0f3af97 L |
17297 | default: |
17298 | abort (); | |
17299 | return; | |
17300 | } | |
c0f3af97 L |
17301 | break; |
17302 | case 256: | |
17303 | switch (bytemode) | |
17304 | { | |
17305 | case vex_mode: | |
17306 | case vex256_mode: | |
6c30d220 L |
17307 | names = names_ymm; |
17308 | break; | |
17309 | case vex_vsib_q_w_dq_mode: | |
5fc35d96 | 17310 | case vex_vsib_q_w_d_mode: |
6c30d220 | 17311 | names = vex.w ? names_ymm : names_xmm; |
c0f3af97 | 17312 | break; |
1ba585e8 | 17313 | case mask_bd_mode: |
43234a1e | 17314 | case mask_mode: |
9889cbb1 L |
17315 | if (reg > 0x7) |
17316 | { | |
17317 | oappend ("(bad)"); | |
17318 | return; | |
17319 | } | |
43234a1e L |
17320 | names = names_mask; |
17321 | break; | |
c0f3af97 L |
17322 | default: |
17323 | abort (); | |
17324 | return; | |
17325 | } | |
c0f3af97 | 17326 | break; |
43234a1e L |
17327 | case 512: |
17328 | names = names_zmm; | |
17329 | break; | |
c0f3af97 L |
17330 | default: |
17331 | abort (); | |
17332 | break; | |
17333 | } | |
539f890d | 17334 | oappend (names[reg]); |
c0f3af97 L |
17335 | } |
17336 | ||
922d8de8 DR |
17337 | /* Get the VEX immediate byte without moving codep. */ |
17338 | ||
17339 | static unsigned char | |
ccc5981b | 17340 | get_vex_imm8 (int sizeflag, int opnum) |
922d8de8 DR |
17341 | { |
17342 | int bytes_before_imm = 0; | |
17343 | ||
922d8de8 DR |
17344 | if (modrm.mod != 3) |
17345 | { | |
17346 | /* There are SIB/displacement bytes. */ | |
17347 | if ((sizeflag & AFLAG) || address_mode == mode_64bit) | |
6c067bbb | 17348 | { |
922d8de8 | 17349 | /* 32/64 bit address mode */ |
6c067bbb | 17350 | int base = modrm.rm; |
922d8de8 DR |
17351 | |
17352 | /* Check SIB byte. */ | |
6c067bbb RM |
17353 | if (base == 4) |
17354 | { | |
17355 | FETCH_DATA (the_info, codep + 1); | |
17356 | base = *codep & 7; | |
17357 | /* When decoding the third source, don't increase | |
17358 | bytes_before_imm as this has already been incremented | |
17359 | by one in OP_E_memory while decoding the second | |
17360 | source operand. */ | |
17361 | if (opnum == 0) | |
17362 | bytes_before_imm++; | |
17363 | } | |
17364 | ||
17365 | /* Don't increase bytes_before_imm when decoding the third source, | |
17366 | it has already been incremented by OP_E_memory while decoding | |
17367 | the second source operand. */ | |
17368 | if (opnum == 0) | |
17369 | { | |
17370 | switch (modrm.mod) | |
17371 | { | |
17372 | case 0: | |
17373 | /* When modrm.rm == 5 or modrm.rm == 4 and base in | |
17374 | SIB == 5, there is a 4 byte displacement. */ | |
17375 | if (base != 5) | |
17376 | /* No displacement. */ | |
17377 | break; | |
1a0670f3 | 17378 | /* Fall through. */ |
6c067bbb RM |
17379 | case 2: |
17380 | /* 4 byte displacement. */ | |
17381 | bytes_before_imm += 4; | |
17382 | break; | |
17383 | case 1: | |
17384 | /* 1 byte displacement. */ | |
17385 | bytes_before_imm++; | |
17386 | break; | |
17387 | } | |
17388 | } | |
17389 | } | |
922d8de8 | 17390 | else |
02e647f9 SP |
17391 | { |
17392 | /* 16 bit address mode */ | |
6c067bbb RM |
17393 | /* Don't increase bytes_before_imm when decoding the third source, |
17394 | it has already been incremented by OP_E_memory while decoding | |
17395 | the second source operand. */ | |
17396 | if (opnum == 0) | |
17397 | { | |
02e647f9 SP |
17398 | switch (modrm.mod) |
17399 | { | |
17400 | case 0: | |
17401 | /* When modrm.rm == 6, there is a 2 byte displacement. */ | |
17402 | if (modrm.rm != 6) | |
17403 | /* No displacement. */ | |
17404 | break; | |
1a0670f3 | 17405 | /* Fall through. */ |
02e647f9 SP |
17406 | case 2: |
17407 | /* 2 byte displacement. */ | |
17408 | bytes_before_imm += 2; | |
17409 | break; | |
17410 | case 1: | |
17411 | /* 1 byte displacement: when decoding the third source, | |
17412 | don't increase bytes_before_imm as this has already | |
17413 | been incremented by one in OP_E_memory while decoding | |
17414 | the second source operand. */ | |
17415 | if (opnum == 0) | |
17416 | bytes_before_imm++; | |
ccc5981b | 17417 | |
02e647f9 SP |
17418 | break; |
17419 | } | |
922d8de8 DR |
17420 | } |
17421 | } | |
17422 | } | |
17423 | ||
17424 | FETCH_DATA (the_info, codep + bytes_before_imm + 1); | |
17425 | return codep [bytes_before_imm]; | |
17426 | } | |
17427 | ||
17428 | static void | |
17429 | OP_EX_VexReg (int bytemode, int sizeflag, int reg) | |
17430 | { | |
b9733481 L |
17431 | const char **names; |
17432 | ||
922d8de8 DR |
17433 | if (reg == -1 && modrm.mod != 3) |
17434 | { | |
17435 | OP_E_memory (bytemode, sizeflag); | |
17436 | return; | |
17437 | } | |
17438 | else | |
17439 | { | |
17440 | if (reg == -1) | |
17441 | { | |
17442 | reg = modrm.rm; | |
17443 | USED_REX (REX_B); | |
17444 | if (rex & REX_B) | |
17445 | reg += 8; | |
17446 | } | |
17447 | else if (reg > 7 && address_mode != mode_64bit) | |
17448 | BadOp (); | |
17449 | } | |
17450 | ||
17451 | switch (vex.length) | |
17452 | { | |
17453 | case 128: | |
b9733481 | 17454 | names = names_xmm; |
922d8de8 DR |
17455 | break; |
17456 | case 256: | |
b9733481 | 17457 | names = names_ymm; |
922d8de8 DR |
17458 | break; |
17459 | default: | |
17460 | abort (); | |
17461 | } | |
b9733481 | 17462 | oappend (names[reg]); |
922d8de8 DR |
17463 | } |
17464 | ||
a683cc34 SP |
17465 | static void |
17466 | OP_EX_VexImmW (int bytemode, int sizeflag) | |
17467 | { | |
17468 | int reg = -1; | |
17469 | static unsigned char vex_imm8; | |
17470 | ||
17471 | if (vex_w_done == 0) | |
17472 | { | |
17473 | vex_w_done = 1; | |
17474 | ||
17475 | /* Skip mod/rm byte. */ | |
17476 | MODRM_CHECK; | |
17477 | codep++; | |
17478 | ||
17479 | vex_imm8 = get_vex_imm8 (sizeflag, 0); | |
17480 | ||
17481 | if (vex.w) | |
17482 | reg = vex_imm8 >> 4; | |
17483 | ||
17484 | OP_EX_VexReg (bytemode, sizeflag, reg); | |
17485 | } | |
17486 | else if (vex_w_done == 1) | |
17487 | { | |
17488 | vex_w_done = 2; | |
17489 | ||
17490 | if (!vex.w) | |
17491 | reg = vex_imm8 >> 4; | |
17492 | ||
17493 | OP_EX_VexReg (bytemode, sizeflag, reg); | |
17494 | } | |
17495 | else | |
17496 | { | |
17497 | /* Output the imm8 directly. */ | |
17498 | scratchbuf[0] = '$'; | |
17499 | print_operand_value (scratchbuf + 1, 1, vex_imm8 & 0xf); | |
9ce09ba2 | 17500 | oappend_maybe_intel (scratchbuf); |
a683cc34 SP |
17501 | scratchbuf[0] = '\0'; |
17502 | codep++; | |
17503 | } | |
17504 | } | |
17505 | ||
5dd85c99 SP |
17506 | static void |
17507 | OP_Vex_2src (int bytemode, int sizeflag) | |
17508 | { | |
17509 | if (modrm.mod == 3) | |
17510 | { | |
b9733481 | 17511 | int reg = modrm.rm; |
5dd85c99 | 17512 | USED_REX (REX_B); |
b9733481 L |
17513 | if (rex & REX_B) |
17514 | reg += 8; | |
17515 | oappend (names_xmm[reg]); | |
5dd85c99 SP |
17516 | } |
17517 | else | |
17518 | { | |
17519 | if (intel_syntax | |
17520 | && (bytemode == v_mode || bytemode == v_swap_mode)) | |
17521 | { | |
17522 | bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode; | |
17523 | used_prefixes |= (prefixes & PREFIX_DATA); | |
17524 | } | |
17525 | OP_E (bytemode, sizeflag); | |
17526 | } | |
17527 | } | |
17528 | ||
17529 | static void | |
17530 | OP_Vex_2src_1 (int bytemode, int sizeflag) | |
17531 | { | |
17532 | if (modrm.mod == 3) | |
17533 | { | |
17534 | /* Skip mod/rm byte. */ | |
17535 | MODRM_CHECK; | |
17536 | codep++; | |
17537 | } | |
17538 | ||
17539 | if (vex.w) | |
b9733481 | 17540 | oappend (names_xmm[vex.register_specifier]); |
5dd85c99 SP |
17541 | else |
17542 | OP_Vex_2src (bytemode, sizeflag); | |
17543 | } | |
17544 | ||
17545 | static void | |
17546 | OP_Vex_2src_2 (int bytemode, int sizeflag) | |
17547 | { | |
17548 | if (vex.w) | |
17549 | OP_Vex_2src (bytemode, sizeflag); | |
17550 | else | |
b9733481 | 17551 | oappend (names_xmm[vex.register_specifier]); |
5dd85c99 SP |
17552 | } |
17553 | ||
922d8de8 DR |
17554 | static void |
17555 | OP_EX_VexW (int bytemode, int sizeflag) | |
17556 | { | |
17557 | int reg = -1; | |
17558 | ||
17559 | if (!vex_w_done) | |
17560 | { | |
17561 | vex_w_done = 1; | |
41effecb SP |
17562 | |
17563 | /* Skip mod/rm byte. */ | |
17564 | MODRM_CHECK; | |
17565 | codep++; | |
17566 | ||
922d8de8 | 17567 | if (vex.w) |
ccc5981b | 17568 | reg = get_vex_imm8 (sizeflag, 0) >> 4; |
922d8de8 DR |
17569 | } |
17570 | else | |
17571 | { | |
17572 | if (!vex.w) | |
ccc5981b | 17573 | reg = get_vex_imm8 (sizeflag, 1) >> 4; |
922d8de8 DR |
17574 | } |
17575 | ||
17576 | OP_EX_VexReg (bytemode, sizeflag, reg); | |
17577 | } | |
17578 | ||
922d8de8 DR |
17579 | static void |
17580 | VEXI4_Fixup (int bytemode ATTRIBUTE_UNUSED, | |
17581 | int sizeflag ATTRIBUTE_UNUSED) | |
17582 | { | |
17583 | /* Skip the immediate byte and check for invalid bits. */ | |
17584 | FETCH_DATA (the_info, codep + 1); | |
17585 | if (*codep++ & 0xf) | |
17586 | BadOp (); | |
17587 | } | |
17588 | ||
c0f3af97 L |
17589 | static void |
17590 | OP_REG_VexI4 (int bytemode, int sizeflag ATTRIBUTE_UNUSED) | |
17591 | { | |
17592 | int reg; | |
b9733481 L |
17593 | const char **names; |
17594 | ||
c0f3af97 L |
17595 | FETCH_DATA (the_info, codep + 1); |
17596 | reg = *codep++; | |
17597 | ||
17598 | if (bytemode != x_mode) | |
17599 | abort (); | |
17600 | ||
17601 | if (reg & 0xf) | |
17602 | BadOp (); | |
17603 | ||
17604 | reg >>= 4; | |
dae39acc L |
17605 | if (reg > 7 && address_mode != mode_64bit) |
17606 | BadOp (); | |
17607 | ||
c0f3af97 L |
17608 | switch (vex.length) |
17609 | { | |
17610 | case 128: | |
b9733481 | 17611 | names = names_xmm; |
c0f3af97 L |
17612 | break; |
17613 | case 256: | |
b9733481 | 17614 | names = names_ymm; |
c0f3af97 L |
17615 | break; |
17616 | default: | |
17617 | abort (); | |
17618 | } | |
b9733481 | 17619 | oappend (names[reg]); |
c0f3af97 L |
17620 | } |
17621 | ||
922d8de8 DR |
17622 | static void |
17623 | OP_XMM_VexW (int bytemode, int sizeflag) | |
17624 | { | |
17625 | /* Turn off the REX.W bit since it is used for swapping operands | |
17626 | now. */ | |
17627 | rex &= ~REX_W; | |
17628 | OP_XMM (bytemode, sizeflag); | |
17629 | } | |
17630 | ||
c0f3af97 L |
17631 | static void |
17632 | OP_EX_Vex (int bytemode, int sizeflag) | |
17633 | { | |
17634 | if (modrm.mod != 3) | |
17635 | { | |
17636 | if (vex.register_specifier != 0) | |
17637 | BadOp (); | |
17638 | need_vex_reg = 0; | |
17639 | } | |
17640 | OP_EX (bytemode, sizeflag); | |
17641 | } | |
17642 | ||
17643 | static void | |
17644 | OP_XMM_Vex (int bytemode, int sizeflag) | |
17645 | { | |
17646 | if (modrm.mod != 3) | |
17647 | { | |
17648 | if (vex.register_specifier != 0) | |
17649 | BadOp (); | |
17650 | need_vex_reg = 0; | |
17651 | } | |
17652 | OP_XMM (bytemode, sizeflag); | |
17653 | } | |
17654 | ||
17655 | static void | |
17656 | VZERO_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
17657 | { | |
17658 | switch (vex.length) | |
17659 | { | |
17660 | case 128: | |
ea397f5b | 17661 | mnemonicendp = stpcpy (obuf, "vzeroupper"); |
c0f3af97 L |
17662 | break; |
17663 | case 256: | |
ea397f5b | 17664 | mnemonicendp = stpcpy (obuf, "vzeroall"); |
c0f3af97 L |
17665 | break; |
17666 | default: | |
17667 | abort (); | |
17668 | } | |
17669 | } | |
17670 | ||
ea397f5b L |
17671 | static struct op vex_cmp_op[] = |
17672 | { | |
17673 | { STRING_COMMA_LEN ("eq") }, | |
17674 | { STRING_COMMA_LEN ("lt") }, | |
17675 | { STRING_COMMA_LEN ("le") }, | |
17676 | { STRING_COMMA_LEN ("unord") }, | |
17677 | { STRING_COMMA_LEN ("neq") }, | |
17678 | { STRING_COMMA_LEN ("nlt") }, | |
17679 | { STRING_COMMA_LEN ("nle") }, | |
17680 | { STRING_COMMA_LEN ("ord") }, | |
17681 | { STRING_COMMA_LEN ("eq_uq") }, | |
17682 | { STRING_COMMA_LEN ("nge") }, | |
17683 | { STRING_COMMA_LEN ("ngt") }, | |
17684 | { STRING_COMMA_LEN ("false") }, | |
17685 | { STRING_COMMA_LEN ("neq_oq") }, | |
17686 | { STRING_COMMA_LEN ("ge") }, | |
17687 | { STRING_COMMA_LEN ("gt") }, | |
17688 | { STRING_COMMA_LEN ("true") }, | |
17689 | { STRING_COMMA_LEN ("eq_os") }, | |
17690 | { STRING_COMMA_LEN ("lt_oq") }, | |
17691 | { STRING_COMMA_LEN ("le_oq") }, | |
17692 | { STRING_COMMA_LEN ("unord_s") }, | |
17693 | { STRING_COMMA_LEN ("neq_us") }, | |
17694 | { STRING_COMMA_LEN ("nlt_uq") }, | |
17695 | { STRING_COMMA_LEN ("nle_uq") }, | |
17696 | { STRING_COMMA_LEN ("ord_s") }, | |
17697 | { STRING_COMMA_LEN ("eq_us") }, | |
17698 | { STRING_COMMA_LEN ("nge_uq") }, | |
17699 | { STRING_COMMA_LEN ("ngt_uq") }, | |
17700 | { STRING_COMMA_LEN ("false_os") }, | |
17701 | { STRING_COMMA_LEN ("neq_os") }, | |
17702 | { STRING_COMMA_LEN ("ge_oq") }, | |
17703 | { STRING_COMMA_LEN ("gt_oq") }, | |
17704 | { STRING_COMMA_LEN ("true_us") }, | |
c0f3af97 L |
17705 | }; |
17706 | ||
17707 | static void | |
17708 | VCMP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
17709 | { | |
17710 | unsigned int cmp_type; | |
17711 | ||
17712 | FETCH_DATA (the_info, codep + 1); | |
17713 | cmp_type = *codep++ & 0xff; | |
17714 | if (cmp_type < ARRAY_SIZE (vex_cmp_op)) | |
17715 | { | |
17716 | char suffix [3]; | |
ea397f5b | 17717 | char *p = mnemonicendp - 2; |
c0f3af97 L |
17718 | suffix[0] = p[0]; |
17719 | suffix[1] = p[1]; | |
17720 | suffix[2] = '\0'; | |
ea397f5b L |
17721 | sprintf (p, "%s%s", vex_cmp_op[cmp_type].name, suffix); |
17722 | mnemonicendp += vex_cmp_op[cmp_type].len; | |
c0f3af97 L |
17723 | } |
17724 | else | |
17725 | { | |
17726 | /* We have a reserved extension byte. Output it directly. */ | |
17727 | scratchbuf[0] = '$'; | |
17728 | print_operand_value (scratchbuf + 1, 1, cmp_type); | |
9ce09ba2 | 17729 | oappend_maybe_intel (scratchbuf); |
c0f3af97 L |
17730 | scratchbuf[0] = '\0'; |
17731 | } | |
17732 | } | |
17733 | ||
43234a1e L |
17734 | static void |
17735 | VPCMP_Fixup (int bytemode ATTRIBUTE_UNUSED, | |
17736 | int sizeflag ATTRIBUTE_UNUSED) | |
17737 | { | |
17738 | unsigned int cmp_type; | |
17739 | ||
17740 | if (!vex.evex) | |
17741 | abort (); | |
17742 | ||
17743 | FETCH_DATA (the_info, codep + 1); | |
17744 | cmp_type = *codep++ & 0xff; | |
17745 | /* There are aliases for immediates 0, 1, 2, 4, 5, 6. | |
17746 | If it's the case, print suffix, otherwise - print the immediate. */ | |
17747 | if (cmp_type < ARRAY_SIZE (simd_cmp_op) | |
17748 | && cmp_type != 3 | |
17749 | && cmp_type != 7) | |
17750 | { | |
17751 | char suffix [3]; | |
17752 | char *p = mnemonicendp - 2; | |
17753 | ||
17754 | /* vpcmp* can have both one- and two-lettered suffix. */ | |
17755 | if (p[0] == 'p') | |
17756 | { | |
17757 | p++; | |
17758 | suffix[0] = p[0]; | |
17759 | suffix[1] = '\0'; | |
17760 | } | |
17761 | else | |
17762 | { | |
17763 | suffix[0] = p[0]; | |
17764 | suffix[1] = p[1]; | |
17765 | suffix[2] = '\0'; | |
17766 | } | |
17767 | ||
17768 | sprintf (p, "%s%s", simd_cmp_op[cmp_type].name, suffix); | |
17769 | mnemonicendp += simd_cmp_op[cmp_type].len; | |
17770 | } | |
17771 | else | |
17772 | { | |
17773 | /* We have a reserved extension byte. Output it directly. */ | |
17774 | scratchbuf[0] = '$'; | |
17775 | print_operand_value (scratchbuf + 1, 1, cmp_type); | |
9ce09ba2 | 17776 | oappend_maybe_intel (scratchbuf); |
43234a1e L |
17777 | scratchbuf[0] = '\0'; |
17778 | } | |
17779 | } | |
17780 | ||
ea397f5b L |
17781 | static const struct op pclmul_op[] = |
17782 | { | |
17783 | { STRING_COMMA_LEN ("lql") }, | |
17784 | { STRING_COMMA_LEN ("hql") }, | |
17785 | { STRING_COMMA_LEN ("lqh") }, | |
17786 | { STRING_COMMA_LEN ("hqh") } | |
c0f3af97 L |
17787 | }; |
17788 | ||
17789 | static void | |
17790 | PCLMUL_Fixup (int bytemode ATTRIBUTE_UNUSED, | |
17791 | int sizeflag ATTRIBUTE_UNUSED) | |
17792 | { | |
17793 | unsigned int pclmul_type; | |
17794 | ||
17795 | FETCH_DATA (the_info, codep + 1); | |
17796 | pclmul_type = *codep++ & 0xff; | |
17797 | switch (pclmul_type) | |
17798 | { | |
17799 | case 0x10: | |
17800 | pclmul_type = 2; | |
17801 | break; | |
17802 | case 0x11: | |
17803 | pclmul_type = 3; | |
17804 | break; | |
17805 | default: | |
17806 | break; | |
7bb15c6f | 17807 | } |
c0f3af97 L |
17808 | if (pclmul_type < ARRAY_SIZE (pclmul_op)) |
17809 | { | |
17810 | char suffix [4]; | |
ea397f5b | 17811 | char *p = mnemonicendp - 3; |
c0f3af97 L |
17812 | suffix[0] = p[0]; |
17813 | suffix[1] = p[1]; | |
17814 | suffix[2] = p[2]; | |
17815 | suffix[3] = '\0'; | |
ea397f5b L |
17816 | sprintf (p, "%s%s", pclmul_op[pclmul_type].name, suffix); |
17817 | mnemonicendp += pclmul_op[pclmul_type].len; | |
c0f3af97 L |
17818 | } |
17819 | else | |
17820 | { | |
17821 | /* We have a reserved extension byte. Output it directly. */ | |
17822 | scratchbuf[0] = '$'; | |
17823 | print_operand_value (scratchbuf + 1, 1, pclmul_type); | |
9ce09ba2 | 17824 | oappend_maybe_intel (scratchbuf); |
c0f3af97 L |
17825 | scratchbuf[0] = '\0'; |
17826 | } | |
17827 | } | |
17828 | ||
f1f8f695 L |
17829 | static void |
17830 | MOVBE_Fixup (int bytemode, int sizeflag) | |
17831 | { | |
17832 | /* Add proper suffix to "movbe". */ | |
ea397f5b | 17833 | char *p = mnemonicendp; |
f1f8f695 L |
17834 | |
17835 | switch (bytemode) | |
17836 | { | |
17837 | case v_mode: | |
17838 | if (intel_syntax) | |
ea397f5b | 17839 | goto skip; |
f1f8f695 L |
17840 | |
17841 | USED_REX (REX_W); | |
17842 | if (sizeflag & SUFFIX_ALWAYS) | |
17843 | { | |
17844 | if (rex & REX_W) | |
17845 | *p++ = 'q'; | |
f1f8f695 | 17846 | else |
f16cd0d5 L |
17847 | { |
17848 | if (sizeflag & DFLAG) | |
17849 | *p++ = 'l'; | |
17850 | else | |
17851 | *p++ = 'w'; | |
17852 | used_prefixes |= (prefixes & PREFIX_DATA); | |
17853 | } | |
f1f8f695 | 17854 | } |
f1f8f695 L |
17855 | break; |
17856 | default: | |
17857 | oappend (INTERNAL_DISASSEMBLER_ERROR); | |
17858 | break; | |
17859 | } | |
ea397f5b | 17860 | mnemonicendp = p; |
f1f8f695 L |
17861 | *p = '\0'; |
17862 | ||
ea397f5b | 17863 | skip: |
f1f8f695 L |
17864 | OP_M (bytemode, sizeflag); |
17865 | } | |
f88c9eb0 SP |
17866 | |
17867 | static void | |
17868 | OP_LWPCB_E (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
17869 | { | |
17870 | int reg; | |
17871 | const char **names; | |
17872 | ||
17873 | /* Skip mod/rm byte. */ | |
17874 | MODRM_CHECK; | |
17875 | codep++; | |
17876 | ||
17877 | if (vex.w) | |
17878 | names = names64; | |
f88c9eb0 | 17879 | else |
ce7d077e | 17880 | names = names32; |
f88c9eb0 SP |
17881 | |
17882 | reg = modrm.rm; | |
17883 | USED_REX (REX_B); | |
17884 | if (rex & REX_B) | |
17885 | reg += 8; | |
17886 | ||
17887 | oappend (names[reg]); | |
17888 | } | |
17889 | ||
17890 | static void | |
17891 | OP_LWP_E (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED) | |
17892 | { | |
17893 | const char **names; | |
17894 | ||
17895 | if (vex.w) | |
17896 | names = names64; | |
f88c9eb0 | 17897 | else |
ce7d077e | 17898 | names = names32; |
f88c9eb0 SP |
17899 | |
17900 | oappend (names[vex.register_specifier]); | |
17901 | } | |
43234a1e L |
17902 | |
17903 | static void | |
17904 | OP_Mask (int bytemode, int sizeflag ATTRIBUTE_UNUSED) | |
17905 | { | |
17906 | if (!vex.evex | |
1ba585e8 | 17907 | || (bytemode != mask_mode && bytemode != mask_bd_mode)) |
43234a1e L |
17908 | abort (); |
17909 | ||
17910 | USED_REX (REX_R); | |
17911 | if ((rex & REX_R) != 0 || !vex.r) | |
17912 | { | |
17913 | BadOp (); | |
17914 | return; | |
17915 | } | |
17916 | ||
17917 | oappend (names_mask [modrm.reg]); | |
17918 | } | |
17919 | ||
17920 | static void | |
17921 | OP_Rounding (int bytemode, int sizeflag ATTRIBUTE_UNUSED) | |
17922 | { | |
17923 | if (!vex.evex | |
17924 | || (bytemode != evex_rounding_mode | |
17925 | && bytemode != evex_sae_mode)) | |
17926 | abort (); | |
17927 | if (modrm.mod == 3 && vex.b) | |
17928 | switch (bytemode) | |
17929 | { | |
17930 | case evex_rounding_mode: | |
17931 | oappend (names_rounding[vex.ll]); | |
17932 | break; | |
17933 | case evex_sae_mode: | |
17934 | oappend ("{sae}"); | |
17935 | break; | |
17936 | default: | |
17937 | break; | |
17938 | } | |
17939 | } |