projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Do top level sim-hw module for device tree.
[deliverable/binutils-gdb.git] / sim / d10v / ChangeLog
CommitLineData
d8f53049
AC		 1Fri Mar 27 16:15:52 1998 Andrew Cagney <cagney@b1.cygnus.com>
2
3 * configure: Regenerated to track ../common/aclocal.m4 changes.
4
5Wed Mar 25 12:35:29 1998 Andrew Cagney <cagney@b1.cygnus.com>
6
7 * configure: Regenerated to track ../common/aclocal.m4 changes.
8
9Wed Mar 18 12:38:12 1998 Andrew Cagney <cagney@b1.cygnus.com>
10
11 * configure: Regenerated to track ../common/aclocal.m4 changes.
12
13Tue Feb 17 12:38:42 1998 Andrew Cagney <cagney@b1.cygnus.com>
14
15 * interp.c (sim_store_register, sim_fetch_register): Pass in
16 length parameter. Return -1.
17
729295b5
AC		 18Mon Oct 27 14:43:33 1997 Fred Fish <fnf@cygnus.com>
19
20 * (dmem_addr): If address is illegal or in I/O space, signal a bus
21 error. Allocate unified memory on demand. Fix DMEM address
22 calculations.
23
24Mon Feb 16 10:27:53 1998 Andrew Cagney <cagney@b1.cygnus.com>
25
26 * simops.c (OP_5F20): Implement "dbt".
27 (OP_5F60): Implement "rtd".
28
29 * d10v_sim.h (DPC_CR): Define enum.
30 (DBT_VECTOR_START): Define
31 (DPSW, DPC): Define.
32
ac9a7d8a
AC		 33Fri Feb 13 15:15:58 1998 Andrew Cagney <cagney@b1.cygnus.com>
34
35 * simops.c (move_to_cr): Sync regs[SP_IDX] with State.sp according
36 to PSW:SM.
37
38 * d10v_sim.h (struct _state): Add sp, as holding area for SPI/SPU.
39 (SP_IDX): Define.
40
19431a02
AC		 41Wed Feb 11 16:53:49 1998 Andrew Cagney <cagney@b1.cygnus.com>
42
b41dff6b
AC		 43 * simops.c (OP_5F00): Call error instead of abort for unknown
44 syscalls.
45
19431a02
AC		 46 * d10v_sim.h (enum): Define DPSW_CR.
47
48 * simops.c (move_to_cr): Mask out hardwired zero bits in DPSW.
49
50Tue Feb 10 18:28:38 1998 Andrew Cagney <cagney@b1.cygnus.com>
51
52 * interp.c (sim_write_phys): Delete.
53 (sim_load): Call sim_load_file with sim_write and LMA.
54
55Mon Feb 9 12:05:01 1998 Andrew Cagney <cagney@b1.cygnus.com>
56
57 * interp.c: Rewrite xfer_mem so that it translates addresses as -
58 0x00... - DMAP translated memory, 0x01... IMAP translated memory,
59 0x10... - on-chip data, 0x11... - on-chip insn, 0x12... - unified
60 memory.
61 (pc_addr): Delete.
62 (imem_addr): New function - translate IMEM address.
63 (sim_resume): Use imem_addr to translate insn address, abort if
64 translation failed.
65 (sim_create_inferior): Write ARGV to memory using sim_write. Pass
66 argc/argv using r0/r1 not r2/r3.
67 (sim_size): Do not initialize IMAP/DMAP here.
68 (sim_open): Call sim_create_inferior and sim_size to initialize
69 the system.
70 (sim_create_inferior): Initialize IMAP/DMAP to hardware reset
71 defaults.
72 (init_system): Delete.
73 (xfer_mem, sim_fetch_register, sim_store_register): Do not call
74 init_system.
75 (decode_pc): Check prog_bfd is defined before looking up .text
76 section.
77
78Sun Feb 1 16:47:51 1998 Andrew Cagney <cagney@b1.cygnus.com>
79
80 * configure: Regenerated to track ../common/aclocal.m4 changes.
81
412c4e94
AC		 82Sat Jan 31 18:15:41 1998 Andrew Cagney <cagney@b1.cygnus.com>
83
84 * configure: Regenerated to track ../common/aclocal.m4 changes.
85
629cfff0
MM		 86Sun Jan 25 22:23:01 1998 Michael Meissner <meissner@cygnus.com>
87
88 * interp.c (sim_stop_reason): Exit status is now in r0, not r2.
89
88f7d309
MM		 90Sat Jan 24 19:00:30 1998 Michael Meissner <meissner@cygnus.com>
91
92 * d10v_sim.h (DEBUG_TRAP): New debug flag.
93
94 * simops.c (OP_5F00): If DEBUG_TRAP is on, turn traps 0-14 into
95 printing the registers.
96
8831cb01
MM		 97Thu Jan 22 17:54:01 1998 Michael Meissner <meissner@cygnus.com>
98
99 * simops.c (op_types): New ABI, args are r0..r3, system call # is
100 in r4.
101 (trace_{in,out}put_func): Ditto.
102 (OP_4900): Ditto.
103 (OP_24800000): Ditto.
104 (OP_4D00): Ditto.
105 (OP_5F00): Ditto.
106
cee68738
FF		 107Thu Jan 22 14:30:36 1998 Fred Fish <fnf@cygnus.com>
108
109 * interp.c (UMEM_SEGMENTS): New define, set to 128.
110 (sim_size): Use UMEM_SEGMENTS rather than hardwired constant.
111 (sim_close): Reset prog_bfd to NULL after closing it. Also
112 reset prog_bfd_was_opened_p after closing prog_bfd.
113 (sim_load): Reset prog_bfd_was_opened_p after closing prog_bfd.
114 (sim_create_inferior): Get start address from abfd not prog_bfd.
115 (xfer_mem): Do bounds checking on addresses and return zero length
116 read/write on bad addresses, rather than aborting. Prepare to
117 be able to handle xfers that cross segment boundaries, but not
118 yet implemented. Only emit debug message when d10v_debug is
119 set as well as DEBUG being defined.
120
462cfbc4
DE		 121Mon Jan 19 22:26:29 1998 Doug Evans <devans@seba>
122
123 * configure: Regenerated to track ../common/aclocal.m4 changes.
124
125Mon Dec 15 23:17:11 1997 Andrew Cagney <cagney@b1.cygnus.com>
126
127 * configure: Regenerated to track ../common/aclocal.m4 changes.
128 * config.in: Ditto.
129
38d0ccc2
AC		 130Tue Dec 9 10:28:31 1997 Andrew Cagney <cagney@b1.cygnus.com>
131
132 * d10v_sim.h (RPT_S): Index cregs with RPT_S_CR not RPT_E_CR.
462cfbc4 133 (BPSW): Ditto for BPSW_CR and not PSW_CR.
38d0ccc2 134
462cfbc4
DE		 135 * simops.c (OP_5F40): JMP to BPC instead of assigning PC directly.
136
bc6df23d
AC		 137Mon Dec 8 12:58:33 1997 Andrew Cagney <cagney@b1.cygnus.com>
138
139 * simops.c (OP_5F00): From Martin Hunt <hunt@cygnus.com>. Change
140 reserved trap from 0 to 15. Add trap emulation code for 0-14.
141
142 * interp.c (sim_resume): From Martin Hunt <hunt@cygnus.com>. Check
143 IBA for SDBT.
144
145 * d10v_sim.h (AE_VECTOR_START, RIE_VECTOR_START,
146 SDBT_VECTOR_START, TRAP_VECTOR_START): Define.
147
148 * simops.c (OP_5F00): For "trap", mask out all but SM bit in PSW,
149 use move_to_cr.
150 (OP_5F00): For "trap", update BPSW with move_to_cr.
151
152Fri Dec 5 15:31:17 1997 Andrew Cagney <cagney@b1.cygnus.com>
153
154 * d10v_sim.h (enum): Enumerate CR register names.
155 (enum): Enumerate PSW bit values.
156 (PSW): Obtain value uing move_from_cr.
157 (MOD_S, MOD_E, BPSW): Make r-values.
158 (move_from_cr, move_to_cr): Declare functions.
159
160 * interp.c (sim_fetch_register, sim_store_register): Use
161 move_from_cr and move_to_cr for CR register transfers.
162
163 * simops.c (move_from_cr, move_to_cr): New functions.
164 (OP_5F40): Move BPSW to PSW using move_to_cr and move_from_cr.
165 (OP_5600): For "mvtc", use function move_to_cr.
166 (OP_5200): For "mvfc", use function move_from_cr.
167
168Fri Dec 5 13:33:14 1997 Andrew Cagney <cagney@b1.cygnus.com>
169
170 * simops.c (OP_5600): For "mvtc" MOD_E and MOD_S, ensure that the
171 LSbit is zero.
172
6e51f990
DE		 173Thu Dec 4 09:21:05 1997 Doug Evans <devans@canuck.cygnus.com>
174
175 * configure: Regenerated to track ../common/aclocal.m4 changes.
176
7f48c9fe
AC		 177Thu Dec 4 16:51:02 1997 Andrew Cagney <cagney@b1.cygnus.com>
178
179 * d10v_sim.h (struct _state): Add DM - PSW debug mask.
180
181 * simops.c (OP_5600): For "mvtc", save PSW.DM.
182 (OP_5200): Ditto for "mvfc".
183
aa49c64f
AC		 184Wed Dec 3 17:27:06 1997 Andrew Cagney <cagney@b1.cygnus.com>
185
186 * d10v_sim.h (SEXT56): Define.
187
188 * simops.c (OP_4201): For "rac", sign extend 56 bit value before
189 it is shifted.
190
191 * d10v_sim.h (MAX32, MIN32, MASK32, MASK40): Re-define using
192 SIGNED64 macro.
193
193e528c
FF		 194Tue Dec 2 15:38:34 1997 Fred Fish <fnf@cygnus.com>
195
196 * interp.c (sim_resume): Call do_2_short with LEFT_FIRST or
197 RIGHT_FIRST, as appropriate, instead of hardcoded ints that
198 don't match enum values.
199
ae558075
AC		 200Tue Dec 2 15:01:08 1997 Andrew Cagney <cagney@b1.cygnus.com>
201
202 * simops.c (OP_3A00): For "macu", perform multiply stage using 32
203 bit rather than 16 bit precision.
9420287e 204 (OP_3C00): For "mulxu", store unsigned product in ACC.
d294a657 205 (OP_3800): For "msbu", subtract unsigned product from ACC,
193e528c 206 (OP_0): For "sub", compute carry by comparing inputs.
ae558075 207
51b057f2 208Tue Dec 2 11:04:37 1997 Andrew Cagney <cagney@b1.cygnus.com>
70ee56c5 209
51b057f2
AC		 210 * simops.c (OP_1000): For "sub2w", compute carry by comparing
211 inputs.
70ee56c5
AC		 212
213Mon Nov 17 20:57:21 1997 Andrew Cagney <cagney@b1.cygnus.com>
214
215 * simops.c (OP_1): Use 32 bit unsigned arithmetic for subtract,
216 carry indicated by value > 0xffff.
217
218Fri Nov 14 12:51:20 1997 Andrew Cagney <cagney@b1.cygnus.com>
219
220 * interp.c (sim_resume): Don't set up SIGINT handler using signal,
221 handled by client.
222 (sim_resume): Fix race condition of a direct assignment to
223 stop_simulator, conditionally call sim_stop.
224 (sim_stop_reason): Check stop_simulator returning SIGINT. Clear
225 stop_simulator ready for next sim_resume call.
226 (sim_ctrl_c): Delete function.
227
228Thu Nov 13 19:29:34 1997 Andrew Cagney <cagney@b1.cygnus.com>
229
230 * interp.c (sim_resume): For "REP", only check/update the PC when
231 a branch instruction has not been executed.
232
87192c63
AC		 233Mon Nov 10 17:50:18 1997 Andrew Cagney <cagney@b1.cygnus.com>
234
235 * simops.c (OP_4201): "rachi". Sign extend bit 40 of ACC. Sign
236 extend bit 44 all constants.
237 (OP_4201): Replace GCC specific 0x..LL with SIGNED64 macro.
238
1315b4cb
AC		 239Fri Oct 24 10:26:29 1997 Andrew Cagney <cagney@b1.cygnus.com>
240
241 * d10v_sim.h: Include sim-types.h.
242 (uint8, in816, uiny16, int32, uint32, int64, uint64): Typedef
243 using unsigned8 et.al. from sim-types.h.
244 (SEXT32, SEXT40, SEXT44, SEXT60): Replace GCC specific 0x..LL with
245 SIGNED64 macro.
246
9e03a68f
AC		 247Wed Oct 22 14:43:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
248
249 * interp.c (sim_write_phys): New function, write to physical
250 instead of virtual memory.
251
b5da31ac 252 * interp.c (sim_load): Pass lma_p and sim_write_phys to
9e03a68f
AC		 253 sim_load_file.
254
1155e06e
FF		 255Mon Oct 13 10:55:07 1997 Fred Fish <cygnus.com>
256
257 * simops.c (OP_6A01): Change OP_POSTDEC to OP_POSTINC and move
258 exception generation code to OP_6E01.
259 (OP_6E01): Change OP_POSTINC to OP_POSTDEC and insert exception
260 generation code.
261
93f0cb69
FF		 262Sat Oct 11 09:02:08 1997 Fred Fish <fnf@cygnus.com>
263
264 * simops.c (OP_6401): postdecrement on r15 is OK, remove exception.
265 (OP_6601): Ditto.
266
267Fri Oct 3 09:28:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
268
269 * configure: Regenerated to track ../common/aclocal.m4 changes.
270
823f2df4
FF		 271Sat Sep 27 12:51:34 1997 Fred Fish <fnf@cygnus.com>
272
273 * interp.c (pc_addr): Discard upper bit(s) of PC in case
274 IMAP1 selects unified memory.
5f90b21e
FF		 275 * d10v_sim.h (INC_ADDR): Align MOD_E to increment before testing
276 for end condition.
823f2df4
FF		 277
278Wed Sep 24 17:38:57 1997 Andrew Cagney <cagney@b1.cygnus.com>
279
280 * configure: Regenerated to track ../common/aclocal.m4 changes.
281
92f91d1f
AC		 282Tue Sep 23 11:04:38 1997 Andrew Cagney <cagney@b1.cygnus.com>
283
284 * configure: Regenerated to track ../common/aclocal.m4 changes.
285
794e9ac9
AC		 286Mon Sep 22 11:46:20 1997 Andrew Cagney <cagney@b1.cygnus.com>
287
288 * configure: Regenerated to track ../common/aclocal.m4 changes.
289
b45caf05
AC		 290Fri Sep 19 17:45:25 1997 Andrew Cagney <cagney@b1.cygnus.com>
291
292 * configure: Regenerated to track ../common/aclocal.m4 changes.
293
294Mon Sep 15 17:36:15 1997 Andrew Cagney <cagney@b1.cygnus.com>
295
296 * configure: Regenerated to track ../common/aclocal.m4 changes.
297
30d81984
MH		 298Wed Sep 10 22:30:24 1997 Martin M. Hunt <hunt@cygnus.com>
299
300 * interp.c (sim_resume): Increment PC at end of rep
301 loop.
302
303 * simops.c (OP_4201): Fix rachi instruction.
304
6fea4763
DE		 305Thu Sep 4 17:21:23 1997 Doug Evans <dje@seba>
306
307 * configure: Regenerated to track ../common/aclocal.m4 changes.
308
88117054
AC		 309Wed Aug 27 18:13:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
310
311 * configure: Regenerated to track ../common/aclocal.m4 changes.
312 * config.in: Ditto.
313
7230ff0f
AC		 314Tue Aug 26 10:37:49 1997 Andrew Cagney <cagney@b1.cygnus.com>
315
316 * interp.c (sim_kill): Delete.
fafce69a
AC		 317 (sim_create_inferior): Add ABFD argument.
318 (sim_load): Move setting of PC from here.
319 (sim_create_inferior): To here.
320 (start_address): Delete variable.
7230ff0f 321
247fccde
AC		 322Mon Aug 25 17:50:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
323
324 * configure: Regenerated to track ../common/aclocal.m4 changes.
325 * config.in: Ditto.
326
327Mon Aug 25 15:39:29 1997 Andrew Cagney <cagney@b1.cygnus.com>
328
329 * interp.c (sim_open): Add ABFD argument.
330
331Tue May 20 10:14:45 1997 Andrew Cagney <cagney@b1.cygnus.com>
332
333 * interp.c (sim_open): Add callback argument.
334 (sim_set_callbacks): Remove SIM_DESC argument.
335
336Thu Apr 24 00:39:51 1997 Doug Evans <dje@canuck.cygnus.com>
337
338 * configure: Regenerated to track ../common/aclocal.m4 changes.
339
81f46481
DE		 340Tue Apr 22 10:29:23 1997 Doug Evans <dje@canuck.cygnus.com>
341
342 * interp.c (sim_open): Undo patch to add -E support.
343
8517f62b
AC		 344Fri Apr 18 13:39:01 1997 Andrew Cagney <cagney@b1.cygnus.com>
345
346 * interp.c (sim_stop): New function.
347
04885cc3
DE		 348Thu Apr 17 02:42:00 1997 Doug Evans <dje@canuck.cygnus.com>
349
350 * Makefile.in (SIM_OBJS): Add sim-load.o.
351 * d10v_sim.h (exec_bfd): Rename to prog_bfd.
352 * interp.c: #include bfd.h.
353 (myname, sim_kind, start_address): New static locals.
354 (prog_bfd_was_opened_p, prog_bfd): New static locals.
355 (decode_pc): Update to use prog_bfd.
356 (sim_open): Set sim_kind, myname. Ignore -E arg.
357 (sim_close): Close prog_bfd if simulator opened it.
358 (sim_create_inferior): Return SIM_RC. Delete arg start_address.
359 (sim_load): Return SIM_RC. New arg abfd. Set start address from bfd.
360 Call sim_load_file to load file into simulator.
361 * simops.c (trace_input_func): exec_bfd renamed to prog_bfd.
362
87e43259
AC		 363Wed Apr 16 16:12:03 1997 Andrew Cagney <cagney@b1.cygnus.com>
364
365 * simops.c (OP_5F00): Only provide system calls SYS_execv,
366 SYS_wait, SYS_wait, SYS_utime, SYS_time if defined by the host.
367
368Mon Apr 7 15:45:02 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
369
370 * configure: Regenerated to track ../common/aclocal.m4 changes.
371 * config.in: Ditto.
372
fbda74b1
DE		 373Wed Apr 2 15:06:28 1997 Doug Evans <dje@canuck.cygnus.com>
374
8020feac
DE		 375 * interp.c (sim_open): New arg `kind'.
376
fbda74b1
DE		 377 * configure: Regenerated to track ../common/aclocal.m4 changes.
378
a35e91c3
AC		 379Wed Apr 2 14:34:19 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
380
381 * configure: Regenerated to track ../common/aclocal.m4 changes.
382
383Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
384
385 * configure: Re-generate.
386
601fb8ae
MM		 387Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
388
389 * configure: Regenerate to track ../common/aclocal.m4 changes.
390
391 * simops.c (OP_5F00): Remove old traps 1-3. Make trap 15 the same
eb312eff
MM		 392 as trap 0, which will be deprecated. Only set errno, if an error
393 in fact was returned.
601fb8ae 394
395adcff
DE		 395Thu Mar 13 12:41:20 1997 Doug Evans <dje@canuck.cygnus.com>
396
397 * interp.c: Delete redundant prototypes of sim_foo fns.
398 (sim_open): New SIM_DESC result. Argument is now in argv form.
399 (other sim_*): New SIM_DESC argument.
400
fd435e9f
MM		 401Thu Mar 13 10:29:04 1997 Michael Meissner <meissner@cygnus.com>
402
403 * simops.c (trace_{input,output}_func): Call flush_stdout from the
404 callback functions.
405 (OP_5F00): Ditto.
f4b022d3
MM		 406 (OP_6{4,6,C,A}01): Test for post decrement on the stack pointer.
407 (OP_{1200,1000000,201,5FE0,1003,17001002}): Fix problems in
408 setting the carry bit after an add or a subtract.
fd435e9f
MM		 409
410Wed Feb 12 16:04:15 1997 Michael Meissner <meissner@cygnus.com>
411
412 * simops.c (OP_{1403,15002A02,3{0,4}0{0,1}}): Only use the bottom
413 40 bits of accumulators. Sign/zero extend as appropriate.
414
19c5af72
DE		 415Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
416
417 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
418 COMMON_{PRE,POST}_CONFIG_FRAG instead.
419 * configure.in: sinclude ../common/aclocal.m4.
420 * configure: Regenerated.
421
295dbbe4
SG		 422Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
423
424 * configure configure.in Makefile.in: Update to new configure
425 scheme which is more compatible with WinGDB builds.
426 * configure.in: Improve comment on how to run autoconf.
427 * configure: Re-run autoconf to get new ../common/aclocal.m4.
428 * Makefile.in: Use autoconf substitution to install common
429 makefile fragment.
430
431Fri Dec 27 22:54:05 1996 Angela Marie Thomas (angela@cygnus.com)
432
433 * gencode.c: patch to not #include "d10v_sim.h" which
434 unecessarily includes bfd.h and causes wingdb configure
435 to fail.
436
dbdae3de
MH		 437Mon Dec 16 13:39:03 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
438
439 * interp.c (xfer_mem): Change unified memory to 0x0.
440
441Thu Nov 28 20:42:56 1996 Michael Meissner <meissner@tiktok.cygnus.com>
442
443 * simops.c (OP_3E01): Fix tracing information.
444 (OP_300{0,1}): Do not propigate sign.
445
72eeb006
DE		 446Mon Nov 25 19:47:40 1996 Doug Evans <dje@canuck.cygnus.com>
447
448 * config.in (WORDS_BIGENDIAN): Add.
449 * configure: Regenerated.
450 * d10v_sim.h: #include "config.h"
451
452Sat Nov 23 09:34:50 1996 Michael Meissner <meissner@tiktok.cygnus.com>
453
454 * gencode.c (write_opcodes): Eliminate warnings when generated
455 table.c is compiled.
456
24cbf0a4
MM		 457Wed Nov 20 19:41:40 1996 Michael Meissner <meissner@tiktok.cygnus.com>
458
459 * interp.c (sim_open): Cast result of calloc, and make sure NULL
460 was not returned.
461 (dmem_addr): If address is illegal or in I/O space, signal a bus
462 error.
463 (pc_addr): Signal bus error, not illegal instruction for bogus
464 pc.
465
cee402dd
DE		 466Wed Nov 20 01:23:03 1996 Doug Evans <dje@canuck.cygnus.com>
467
468 * Makefile.in: Delete all stuff moved to ../common/Make-common.in.
469 (SIM_OBJS,SIM_EXTRA_CFLAGS,SIM_EXTRA_CLEAN): Define.
470 * configure.in: Simplify using macros in ../common/aclocal.m4.
471 Call AC_CHECK_HEADERS(unistd.h).
472 * configure: Regenerated.
473 * config.in: New file.
474 * interp.c: #include "callback.h".
475 * simops.c: #include "config.h". #include <unistd.h> if present.
476
477Fri Nov 8 16:19:55 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
478
479 * d10v-sim.h (simops): Add flag is_long.
480 (State): Add pc_changed. Instructions which update the PC should
481 use the JMP macro which sets this.
482 (JMP): New macro. Sets the PC and the pc_changed flag.
483
484 * gencode.c (write_opcodes): Add is_long field.
485
486 * interp.c (lookup_hash): If we blindly apply a short opcode's mask
487 to a long opcode we could get a false match. Check the opcode size.
488 (hash): Add a size field to the hash table.
489 (sim_open): Initialize size field in hash table.
490 (sim_resume): Change to logic for setting the PC. Used to increment the
491 PC if it had not been changed. This didn't allow single-instruction loops.
492 Now checks the flag State.pc_changed. Also now stops when ^C is received.
493 (dmem_addr): Fix translation of data segments to unified memory.
494 (sim_ctrl_c): New function. When ^C is received, set stop_simulator flag.
495
496 * simops.c: Changed all branch and jump instructions to use new JMP macro.
497 (OP_20000000): Corrected trace information to show this is a ldi.l, not
498 a ldi.s instruction.
499
5c839c67
MH		 500Thu Oct 31 19:13:55 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
501
502 * interp.c (sim_fetch_register, sim_store_register): Fix bug where
503 updating the accumulators was overwriting other parts of the global
504 State variable.
505
b30cdd35
MM		 506Wed Oct 30 17:35:14 1996 Michael Meissner <meissner@tiktok.cygnus.com>
507
508 * interp.c (bfd.h) Don't include it here any more.
509 (text{,_start,_end}): Move here from simops.c and make extern.
510 (decode_pc): New function to return the PC as an address that the
511 debugger can use.
512 (dmem_addr): Print decoded PC in error message.
513 (pc_addr): Ditto.
514
515 * simops.c (bfd.h) Don't include it here any more.
516 (text{,_start,_end}): Move to simops.c.
517 (trace_input_func): Move decoding of PC, and looking up .text
518 start to decode_pc.
519
520 * d10v_sim.h (bfd.h): Include it here.
521 (text{,_start,_end}): Add external declarations.
522 (exec_bfd): Ditto.
523 (decode_pc): Ditto.
524
c422ecc7
MH		 525Tue Oct 29 12:13:52 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
526
527 * interp.c (sim_size): Now allocates unified memory for imap segments
528 0,1,2, and 127. Initializes imap0 and imap1 to 0x1000. Initializes dmap to 0.
529 (sim_write): Just call xfer_mem().
530 (sim_read): Just call xfer_mem().
531 (xfer_mem): New function. Does appropriate memory mapping and copies bytes.
532 (dmem_addr): New function. Reads dmap register and translates data
533 addresses to local addresses.
534 (pc_addr): New function. Reads imap register and computes local address
535 corresponding to contents of the PC.
536 (sim_resume): Change to use pc_addr().
537 (sim_create_inferior): Change reinitialization code. Also reinitializes
538 imap[01] and dmap.
539 (sim_fetch_register): Add fake registers 32,33,34 for imap0, imap1, and dmap.
540 (sim_store_register): Add fake registers 32,33,34 for imap0, imap1, and dmap.
541
542 * simops.c (MEMPTR): Redefine to use dmem_addr().
543 (OP_5F00): Replace references to STate.imem with dmem_addr().
544
545 * d10v-sim.h (State): Remove mem_min and mem_max. Add umem[128].
546 (RB,SW,RW,SLW,RLW): Redefine to use dmem_addr().
547 (IMAP0,IMAP1,DMAP,SET_IMAP,SET_IMAP1,SET_DMAP): Define.
548
549Tue Oct 22 15:22:33 1996 Michael Meissner <meissner@tiktok.cygnus.com>
550
551 * d10v_sim.h (_ins_type): Reorganize, so that we can provide
552 better statistics, like not counting NOPS as parallel
553 instructions, and printing total cycles.
554 (ins_type_counters): Make unsigned long.
555 (left_nops,right_nops): Fold into ins_type_counters.
556
557 * simops.c (trace_input_func): Print new instruction types.
558 Handle OP_R2R3 as input types.
559 (OP_{38000000,7000}): Correctly sign extend bytes.
560 (OP_5E00): Don't count NOPs as parallel instructions.
561 (OP_460B): Remove unused variable.
562 (OP_5F00): Ditto.
563
564 * interp.c (ins_type_counters): Make unsigned long.
565 (left_nops,right_nops): Delete.
566 (most functions): Add prototypes.
567 (INLINE): If GCC and optimize define as __inline__.
568 ({,lookup_}hash,get_operands): Declare as INLINE.
569 (do_parallel): Count conditional operations.
570 (add_commas): New function, to add commas every 3 digits.
571 (sim_size): Call add_commas to print numbers.
572 (sim_{open,resume}): Delete unused variables.
573 (sim_info): Provide better statistics.
574 (sim_read): Add int return type.
575
eca43eb1
MH		 576Mon Oct 21 16:16:26 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
577
578 * interp.c (sim_resume): Change the way single-stepping and exceptions
579 are handled so single-stepping works again.
580
55116079
MM		 581Thu Oct 17 12:24:16 1996 Michael Meissner <meissner@tiktok.cygnus.com>
582
583 * endian.c: Optimize simulated loads/stores on x86, AIX, and big
584 endian hosts.
585
586 * configure.in (--enable-sim-bswap): New switch to enable using
587 the BSWAP instruction on x86's.
588 * configure: Regenerate.
589
590 * Makefile.in ({SWAP,CONFIG}_CFLAGS): Add --enable-sim-bswap
591 support.
592
11ec4de6
MM		 593Wed Oct 16 13:50:06 1996 Michael Meissner <meissner@tiktok.cygnus.com>
594
5c255669
MM		 595 * endian.c: New file. Move endian functions here from interp.c.
596 Optimize code, and make it work as either inline functions or as a
597 separate file.
598
599 * interp.c: Move endian functions from here to endian.c.
600
601 * Makefile.in (INCLUDE): Add endian.c.
602 (run,libsim.a): Add dependency on endian.o.
603 (endian.o): Add dependency.
604
605 * d10v_sim.h (read/write support): Always go through the machine
606 independent endian functions. If compiling with GCC and
607 optimizing, include endian.c so the endian functions are inlined.
608
11ec4de6
MM		 609 * simops.c (OP_5F00): Correct tracing of accumulators.
610
57bc1a72
MM		 611Tue Oct 15 10:57:50 1996 Michael Meissner <meissner@tiktok.cygnus.com>
612
613 * simops.c (OP_5F00): Add support for getpid, kill system calls.
614
615 * interp.c (do_{2_short,parallel}): If an exception is raised,
616 don't execute the second instruction.
617
8918b3a7
MM		 618Sat Oct 12 22:17:43 1996 Michael Meissner <meissner@tiktok.cygnus.com>
619
620 * simops.c (OP_{31000000,6601,6201,6200}): Store address in a
621 temporary in case the register is overriden when loading.
622 (OP_6200): Output type is OP_DREG for tracing.
623
624Fri Oct 4 23:46:18 1996 Michael Meissner <meissner@tiktok.cygnus.com>
625
626 * d10v_sim.h (struct _state): Add mem_{min,max} fields.
627
628 * interp.c (sim_size): Initialize mem_{min,max} fields.
629 (sim_write): Update mem_{min,max} fields.
630 (sim_resume): If PC is not in the minimum/maximum memory range,
631 abort.
632 (sim_create_inferior): Preserve mem_{min,max} fields.
633
634Fri Sep 27 13:11:58 1996 Mark Alexander <marka@cygnus.com>
635
636 * simops.c (OP_5F00): Add support for time() system call.
637
a18cb100
MM		 638Wed Sep 25 16:31:41 1996 Michael Meissner <meissner@tiktok.cygnus.com>
639
640 * simops.c (OP_{6E01,6A01,6E1F,6A00}): Print both words being
641 stored if tracing.
8918b3a7
MM		 642 (OP_5F00,trace_{in,out}put_func): Add finer grain tracing for
643 system calls.
a18cb100
MM		 644
645Mon Sep 23 17:55:30 1996 Michael Meissner <meissner@tiktok.cygnus.com>
646
647 * simops.c (op_types): Add OP_{CONSTANT8,R2,R3}.
648 (trace_input_func): Add support for OP_{CONSTANT8,R2,R3}.
649 (OP_{4900,24800000,4800,4A00,4B00,4D00,4C00}): Add OP_R2 and OP_R3
650 to call/subroutine returns to trace the first two arguments and
651 the return value. For small jumps, use CONSTANT8, not CONSTANT16.
652
c58a1ec2
MH		 653Fri Sep 20 15:36:45 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
654
655 * interp.c (sim_create_inferior): Reinitialize State every time
656 sim_create_inferior() is called.
657
c12f5c67
MM		 658Thu Sep 19 21:38:20 1996 Michael Meissner <meissner@wogglebug.ziplink.net>
659
660 * simops.c (OP_{401,2000000,601,3000000,23000000}): Get sign right
661 on comparisons.
662 (OP_401): Fix tracing information.
663
74473ea1
MM		 664Thu Sep 19 10:30:22 1996 Michael Meissner <meissner@tiktok.cygnus.com>
665
891513ee
MM		 666 * simops.c (SIZE_{PC,LINE_NUMBER}): New default sizes for output.
667 (trace_input_func): Use them.
f061ddf6
MM		 668 (trace_input_func): Make sure there is a trailing space after the
669 instruction.
addb61a5 670 (OP_6200): Fix tracing info.
891513ee 671
74473ea1
MM		 672 * Makefile.in (run): Add dependencies on libbfd.a and
673 libiberity.a.
674
a49a15ad
MM		 675Wed Sep 18 09:13:25 1996 Michael Meissner <meissner@tiktok.cygnus.com>
676
677 * d10v_sim.h (DEBUG_INSTRUCTION): New debug value to include line
678 numbers and function names in debug trace.
679 (DEBUG): If not defined, set to DEBUG_TRACE, DEBUG_VALUES, and
680 DEBUG_LINE_NUMBER.
681 (SIG_D10V_{STOP,EXIT}): Values to represent the stop instruction
682 and exit system call trap being executed.
683
684 * interp.c (sim_stop_reason): Set exit code correctly for stop
685 instruction and exit system call trap.
686
687 * configure.in (--enable-sim-cflags): Remove trace case.
688 (--enable-sim-debug): New switch to set the debug values.
689 * configure: Regenerate.
690
691 * simops.c (trace_{input,output}_func): Rename from
692 trace_{input,output}.
693 (trace_{input,output}): Call trace_{input,output}_func if
694 d10v_debug is non-zero.
695 (SIZE_INSTRUCTION): Cut down to 8.
696 (SIZE_OPERANDS): Cut down to 18.
697 (SIZE_LOCATION): New value for size of line number, function name
698 field.
699 (init_text_p,text{,_start,_end}): New static variables for
700 printing line number and function name.
0535fa1a 701 (exec_bfd): New external that run.c sets.
a49a15ad
MM		 702 (trace_input_func): Print line number and function name if
703 available and if desired.
704 (OP_4E09): Don't print out DBT message.
705 (OP_5FE0): Set exception field to SIG_D10V_STOP.
706 (OP_5F00): Set exception field to SIG_D10V_EXIT.
707
215ac953
MM		 708Sat Sep 14 22:18:43 1996 Michael Meissner <meissner@tiktok.cygnus.com>
709
710 * interp.c (do_2_short): If the instruction encodes jump->ins,
711 don't do the second instruction if the jump succeeds.
712
19d44375
MM		 713Fri Sep 13 22:35:19 1996 Michael Meissner <meissner@tiktok.cygnus.com>
714
715 * simops.c (OP_5F00): Use unknown traps to print all GPRs,
716 accumulators, PC, and F0/F1/C flags.
717
65c0d7de
MA		 718Thu Sep 12 12:50:11 1996 Mark Alexander <marka@cygnus.com>
719
720 * simops.c (OP_5F00): Fix problems with system calls.
721
a5719092
MM		 722Thu Sep 12 12:19:28 1996 Michael Meissner <meissner@tiktok.cygnus.com>
723
724 * simops.c (OP_5F00): Correct tracing information for trap.
725
5ceef1b5
MM		 726Wed Sep 11 18:55:50 1996 Michael Meissner <meissner@tiktok.cygnus.com>
727
728 * Makefile.in (CSEARCH): Correctly find opcodes directory.
729
069398aa
MM		 730Mon Sep 9 13:27:26 1996 Michael Meissner <meissner@tiktok.cygnus.com>
731
732 * simops.c (trace_output): Properly align accumulator output.
733 (OP_3{0,2,4}00): Properly parenthesize test expression. Add error
734 if shift count is too high.
293c76a3 735 (OP_4E{00,02,04,20,22,40,42}): Make tests agree with book.
60fc5b72
MM		 736 (OP_4E09): Make cpfg properly trace the input flags.
737 (op_types): Add OP_FLAG_OUTPUT.
738 (trace_{input,output}): Support OP_FLAG_OUTPUT.
308f64d3
MM		 739 (OP_31000000): This ld2w varient is a 16-bit memory reference, not
740 an 8-bit memory reference instruction for tracing purposes.
2254cd90 741 (OP_201): Addi needs to set the carry.
069398aa 742
ea2155e8
MH		 743Fri Sep 6 17:56:17 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
744
745 * simops.c (OP_2600, OP_2601): Changed min and max comparisons
746 to use signed register values.
747
87178dbd
MM		 748Wed Sep 4 11:35:17 1996 Michael Meissner <meissner@tiktok.cygnus.com>
749
750 * d10v_sim.h (DEBUG_*): Add bit flags for controlling debug
751 output.
752 (_ins_type): New enumeration to specify which container an
753 instruction is in, and whether it is part of a parallel operation.
754 (_state): Add ins_type field.
7eebfc62
MM		 755 ({,u}int{8,16,32,64}): Use limits.h to size the appropriate types.
756 (ins_type_counters): Counters for the various instruction types.
757 ({left,right}_nops): Counters for the number of nops in each
758 container.
759 (d10v_debug): New variable to indicate whether debugging is turned
760 on.
761
762 * simops.c: (all functions): Change all #ifdef DEBUG code so that
763 the input and output values can be traced, along with the
764 instruction type. Make the -t option enable tracing.
765 (all functions): Change printf calls to use the printf_filtered
766 function in the callback table.
87178dbd
MM		 767
768 * interp.c (_leftright): New enumeration to say whether 2 short
769 instructions are done left first or right first.
770 (do_{long,2_short,parallel}): Indicate in the machine state which
7eebfc62
MM		 771 type of instruction this is. Count each of the types of
772 instructions executed.
87178dbd
MM		 773 (sim_size): Only print the memory sizes if DEBUG_MEMSIZE debug
774 flag is set.
775 (sim_resume): Pass left/right indication to do_2_short.
7eebfc62
MM		 776 (all functions): Change printf calls to use the printf_filtered
777 function in the callback table.
778 (sim_trace): Turn on debug flag if DEBUG was defined, and call
779 sim_resume.
780 (sim_info): Print out statistics on instructions.
781 (sim_{trace,create_inferior}): Eliminate extraneous output unless
782 debugging.
1eaaf305
MM		 783 (sim_open): If args == -t and DEBUG was defined, set d10v_debug.
784 Only initialize the hash table the first time sim_open is called.
7eebfc62
MM		 785
786 * Makefile.in: Make objects depend on d10v_sim.h.
1eaaf305
MM		 787 ({,SIM_}CFLAGS): Include configure dependent switches. Setting
788 CFLAGS does not override host/target defines or SIM_CFLAGS.
789 (CC_FOR_BUILD,gencode): Use CC_FOR_BUILD to compile gencode.
790 (run): By default, the math library is not needed to be linked
791 in.
9b86c7e2 792 ({BFD,LIBIBERTY}_LIB): Define as variables so they can be
1eaaf305 793 overridden.
9b86c7e2
MM		 794 (VPATH): Don't set to anything but @srcdir@ to work with non-GNU
795 makes.
796 ({run,callback}.o): Provide explicit paths to their appropriate
797 source directories.
798 (gencode{,.o},d10v-opc.o): Split compilation into creating object
799 and linking. Instead of linking in libopcodes.a, just compile
800 d10v-opc.o directly to handle canadian cross.
801 (CSEARCH): Add opcodes directory.
7eebfc62
MM		 802
803 * configure.in (--enable-sim-cflags): New switch to allow user to
804 set the defaults.
1eaaf305 805 (CC_FOR_BUILD): Deal with canadian crosses.
7eebfc62 806 * configure: Regenerate.
87178dbd 807
8719be26
MA		 808Wed Sep 04 04:45:34 1996 Mark Alexander <marka@cygnus.com>
809
810 * simops.c: Include correct syscall.h for d10v, not host's.
811 Fix #ifdef SYS_stat.
812
813Tue Sep 3 14:00:04 1996 Michael Meissner <meissner@tiktok.cygnus.com>
814
815 * simops.c (OP_5F00): Wrap all SYS_xxx traps with #ifdef.
816 Add trap 2 to be printf and trap 3 to be putchar.
817
818Wed Aug 28 21:42:34 1996 Mark Alexander <marka@cygnus.com>
819
820 * Makefile.in, d10v_sim.h, interp.c, simops.c: Add support
821 for low-level system calls.
822
d70b4d42
MH		 823Wed Aug 28 17:33:19 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
824
825 * Makefile.in, d10v_sim.h, interp.c: Fix byte-order problems.
826
827Mon Aug 26 18:30:28 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
828
829 * d10v_sim.h (SEXT32): Added.
830 * interp.c: Commented out printfs.
831 * simops.c: Fixed error in sb and st2w.
832
833Thu Aug 15 13:30:03 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
834
835 * Makefile.in, d10v_sim.h, interp.c, simops.c: Added remaining
836 DSP instructions. Added modulo addressing.
837
838Sun Aug 11 12:57:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
839
840 * Makefile.in, d10v_sim.h, interp.c, simops.c: Snapshot.
841
4c38885c
MH		 842Fri Aug 2 17:44:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
843
844 * d10v_sim.h, simops.c: Snapshot.
845
2934d1c9
MH		 846Thu Aug 1 17:05:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
847
848 * ChangeLog, Makefile.in, configure, configure.in, d10v_sim.h,
849 gencode.c, interp.c, simops.c: Created.
850
GDB Binutils - Deliverables
This page took 0.114568 seconds and 4 git commands to generate.