projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
2001-07-05 Ben Elliston <bje@redhat.com>
[deliverable/binutils-gdb.git] / sim / fr30 / ChangeLog
CommitLineData
52fa932e
DB		 12001-03-05 Dave Brolley <brolley@redhat.com>
2
3 * arch.c: Regenerate.
4 * arch.h: Regenerate.
5 * cpu.c: Regenerate.
6 * cpu.h: Regenerate.
7 * cpuall.h: Regenerate.
8 * decode.c: Regenerate.
9 * decode.h: Regenerate.
10 * model.c: Regenerate.
11 * sem-switch.c: Regenerate.
12 * sem.c: Regenerate.
13
9397fcbf
FCE		 142001-01-12 Frank Ch. Eigler <fche@redhat.com>
15
16 * configure: Regenerated with sim_scache fix.
17
fec7d8b0
GM		 182000-11-18 Greg McGary <greg@mcgary.org>
19
20 * Makefile.in: remove `@true' commands for rules that have
21 $(CGEN_MAINT) as a prerequisite.
22
ce852dd3
DB		 232000-10-06 Dave Brolley <brolley@redhat.com>
24
25 * sem.c: Regenerated.
26 * sem-switch.c: Regenerated.
27
e5c59029
DB		 282000-08-28 Dave Brolley <brolley@redhat.com>
29
30 * cpu.h: Regenerated.
31 * decode.c: Regenerated.
32
604259a0
FCE		 332000-08-21 Frank Ch. Eigler <fche@redhat.com>
34
35 * Makefile.in (fr30-clean): Add stamp-arch, stamp-cpu.
36 (stamp-arch, stamp-cpu): New targets.
37
eb2d80b4
AC		 38Tue May 23 21:39:23 2000 Andrew Cagney <cagney@b1.cygnus.com>
39
40 * configure: Regenerated to track ../common/aclocal.m4 changes.
41
afb2cbbd
DB		 422000-03-30 Dave Brolley <brolley@redhat.com>
43
44 * configure: Regenerated.
45
2acceee2
JM		 461999-10-04 Doug Evans <devans@casey.cygnus.com>
47
48 * sem.c,sem-switch.c: Rebuild.
49 * traps.c (sim_engine_invalid_insn): New arg `vpc'. Change type of
50 result to SEM_PC. Return vpc.
51
52Wed Sep 29 14:45:32 1999 Dave Brolley <brolley@cygnus.com>
53
54 * traps.c (sim_engine_invalid_insn): Return PC.
55
d4f3574e
SS		 56Thu Sep 2 18:15:53 1999 Andrew Cagney <cagney@b1.cygnus.com>
57
58 * configure: Regenerated to track ../common/aclocal.m4 changes.
59
601999-08-31 Doug Evans <devans@casey.cygnus.com>
61
62 * sem.c: Rebuild.
63
96baa820
JM		 641999-08-09 Doug Evans <devans@casey.cygnus.com>
65
66 * cpu.h,decode.c,decode.h,model.c,sem-switch.c,sem.c: Rebuild.
67
681999-08-04 Doug Evans <devans@casey.cygnus.com>
69
70 * cpu.h,cpuall.h,decode.c,model.c,sem-switch.c,sem.c: Rebuild.
71
9846de1b
JM		 721999-07-06 Doug Evans <devans@casey.cygnus.com>
73
74 * cpu.h,decode.h,model.c,sem-switch.c,sem.c: Rebuild.
75
cd0fc7c3
SS		 761999-05-08 Felix Lee <flee@cygnus.com>
77
78 * configure: Regenerated to track ../common/aclocal.m4 changes.
79
7a292a7a
SS		 80Fri Apr 16 16:50:31 1999 Doug Evans <devans@charmed.cygnus.com>
81
82 * devices.c (device_io_read_buffer): New arg `sd'.
83 (device_io_write_buffer): New arg `sd'.
84 (device_error): Give proper arg spec.
85
861999-04-10 Doug Evans <devans@casey.cygnus.com>
87
88 * cpu.h,sem-switch.c,sem.c: Rebuild.
89
901999-03-27 Doug Evans <devans@casey.cygnus.com>
91
92 * decode.c: Rebuild.
93
941999-03-22 Doug Evans <devans@casey.cygnus.com>
95
96 * arch.c,arch.h,model.c: Rebuild.
97 * fr30.c (fr30bf_fetch_register): Replace calls to a_fr30_h_* with
98 calls to fr30bf_h_*.
99 (fr30bf_store_register): Ditto.
100 * traps.c (setup_int): Ditto.
101 * sim-if.c (sim_open): Update call to fr30_cgen_cpu_open.
102
103Mon Mar 22 13:13:05 1999 Dave Brolley <brolley@cygnus.com>
104
105 * configure.in: Use SIM_AC_OPTION_ALIGNMENT(FORCED_ALIGNMENT).
106 * configure: Regenerate.
107 * cpu.h: Regenerate.
108
1091999-03-11 Doug Evans <devans@casey.cygnus.com>
110
111 * arch.c,arch.h,cpu.c,cpu.h: Rebuild.
112 * fr30-sim.h (GET_H_SBIT,SET_H_SBIT): Delete.
113 (GET_H_CCR,SET_H_CCR,GET_H_SCR,SET_H_SCR,GET_H_ILM,SET_H_ILM): Delete.
114 (GET_H_PS,SET_H_PS,GET_H_DR,SET_H_DR): Delete.
115 * sim-if.c (sim_open): Update call to fr30_cgen_cpu_open.
116
1171999-02-25 Doug Evans <devans@casey.cygnus.com>
118
119 * cpu.h: Rebuild.
120
c906108c
SS		 1211999-02-09 Doug Evans <devans@casey.cygnus.com>
122
123 * Makefile.in (SIM_EXTRA_DEPS): Add fr30-desc.h, delete cpu-opc.h.
124 * configure.in (sim_link_files,sim_link_links): Delete.
125 * configure: Rebuild.
126 * decode.c,decode.h,model.c,sem-switch.c,sem.c: Rebuild.
127 * fr30.c (fr30bf_model_fr30_1_u_cti): CGEN_INSN_ATTR renamed to
128 CGEN_INSN_ATTR_VALUE.
129 * mloop.in (extract-pbb): Ditto. Use idesc->length to get insn length.
130 * sim-if.c (sim_open): fr30_cgen_cpu_open renamed from
131 fr30_cgen_opcode_open. Set disassembler.
132 (sim_close): fr30_cgen_cpu_open renamed from fr30_cgen_opcode_open.
133 * sim-main.h: Don't include cpu-opc.h,cpu-sim.h. Include
134 fr30-desc.h,fr30-opc.h,fr30-sim.h.
135
1361999-01-27 Doug Evans <devans@casey.cygnus.com>
137
138 * cpu.h,decode.c,model.c,sem-switch.c,sem.c: Rebuild.
139
1401999-01-15 Doug Evans <devans@casey.cygnus.com>
141
142 * cpu.h,decode.h,model.c: Regenerate.
143 * fr30.c (fr30bf_model_insn_before): Clear load_regs_pending.
144 (fr30bf_model_insn_after): Copy load_regs_pending to load_regs.
145 (fr30bf_model_fr30_1_u_exec): Check for load stalls.
146 (fr30bf_model_fr30_1_u_{cti,load,store}): Ditto.
147
1481999-01-14 Doug Evans <devans@casey.cygnus.com>
149
150 * arch.c,arch.h,cpuall.h: Regenerate.
151 * cpu.c,cpu.h,decode.c,decode.h,model.c,sem-switch.c,sem.c: Regenerate.
152 * devices.c (device_io_write_buffer): Remove some m32r cruft.
153 * fr30-sim.h (FR30_MISC_PROFILE): Delete, plus supporting macros.
154 (EIT_*,MSPR_*,MLCR_*,MPMR_*): Delete, m32r cruft.
155 * fr30.c (fr30bf_model_insn_after): Update cycle counts.
156 (check_load_stall): New function.
157 (fr30bf_model_fr30_1_u_exec): Update argument list.
158 (fr30bf_model_fr30_1_u_{cti,load,store,ldm,stm}): New functions.
159 * sim-if.c (sim_open): Comment out memory mapped device allocation.
160 Delete FR30_MISC_PROFILE handling.
161 (print_fr30_misc_cpu): Delete.
162 * sim-main.h (_sim_cpu): Delete member fr30_misc_profile.
163 * traps.c (sim_engine_invalid_insn): PCADDR->IADDR.
164
1651999-01-11 Doug Evans <devans@casey.cygnus.com>
166
167 * Makefile.in (fr30-clean): rm eng.h.
168
169 * sim-main.h: Delete inclusion of ansidecl.h.
170 Include sim-basics.h before cgen-types.h.
171 Delete inclusion of cgen-scache.h,cgen-cpu.h,cgen-trace.h,cpuall.h.
172 * cpu.h,sem-switch.c,sem.c: Regenerate.
173
1741999-01-05 Doug Evans <devans@casey.cygnus.com>
175
176 * Makefile.in (MAIN_INCLUDE_DEPS): Delete.
177 (INCLUDE_DEPS,OPS_INCLUDE_DEPS): Delete.
178 (sim-if.o,arch.o,devices.o): Use SIM_MAIN_DEPS.
179 (FR30BF_INCLUDE_DEPS): Use CGEN_MAIN_CPU_DEPS.
180 (mloop.o,cpu.o,decode.o,sem.o,model.o): Simplify dependencies.
181 * cpu.c,cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
182 * fr30-sim.h (fr30bf_h_sbit_[gs]et_handler): Declare.
183 ([GS]ET_H_SBIT): Define.
184 (fr30bf_h_ccr_[gs]et_handler): Declare.
185 ([GS]ET_H_CCR): Define.
186 (fr30bf_h_scr_[gs]et_handler): Declare.
187 ([GS]ET_H_SCR): Define.
188 (fr30bf_h_ilm_[gs]et_handler): Declare.
189 ([GS]ET_H_ILM): Define.
190 (fr30bf_h_ps_[gs]et_handler): Declare.
191 ([GS]ET_H_PS): Define.
192 (fr30bf_h_dr_[gs]et_handler): Declare.
193 ([GS]ET_H_DR): Define.
194 * fr30.c (all register access fns): Rename to ..._handler.
195 (fr30bf_h_*_get_handler,fr30bf_h_*_set_handler): Rewrite to use
196 CPU or GET_H_FOO/SET_H_FOO access macros as appropriate.
197 * sim-if.c (sim_open): Model probing code moved to sim-model.c.
198
199Fri Dec 18 17:09:34 1998 Dave Brolley <brolley@cygnus.com>
200
201 * fr30.c (fr30bf_store_register): Call a_fr30_h_dr_set for
202 dedicated registers.
203
204Thu Dec 17 17:17:48 1998 Dave Brolley <brolley@cygnus.com>
205
206 * sem-switch.c,sem.c: Regenerate.
207
208Tue Dec 15 17:39:59 1998 Dave Brolley <brolley@cygnus.com>
209
210 * traps.c (setup_int): Correct calls to SETMEMSI.
211 (fr30_int): Must calculate new pc after saving old one.
212 * fr30.c (fr30bf_h_sbit_get): New function.
213 (fr30bf_h_sbit_set): New function.
214 (fr30bf_h_ccr_set): Use fr30bf_h_sbit_set and move stack switching
215 logic to that function.
216 * cpu.[ch],decode.c,model.c,sem-switch.c,sem.c: Regenerate.
217
2181998-12-14 Doug Evans <devans@casey.cygnus.com>
219
220 * configure.in: --enable-cgen-maint moved to common/aclocal.m4.
221 * configure: Regenerate.
222
223 * sem-switch.c,sem.c: Regenerate.
224
225 * traps.c (setup_int): Use enums for register numbers.
226 (fr30_int): Ditto.
227
2281998-12-14 Dave Brolley <brolley@cygnus.com>
229
230 * cpu.h,decode.[ch],model.c,sem-switch.c,sem.c: Regenerate.
231
232Thu Dec 10 18:43:13 1998 Dave Brolley <brolley@cygnus.com>
233
234 * arch.[ch],cpu.[ch],decode.c,model.c,sem-switch.c,sem.c: Regenerate.
235 * fr30.c (fr30bf_h_scr_get): Implement as separate bits.
236 (fr30bf_h_scr_set): Implement as separate bits.
237
238Wed Dec 9 13:25:37 1998 Doug Evans <devans@canuck.cygnus.com>
239
240 * cpu.h,decode.c,sem-switch.c,sem.c: Regenerate.
241
242Tue Dec 8 13:15:23 1998 Dave Brolley <brolley@cygnus.com>
243
244 * cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
245
246Mon Dec 7 14:35:23 1998 Dave Brolley <brolley@cygnus.com>
247
248 * traps.c (fr30_inte): New function.
249 * cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
250
2511998-12-05 Doug Evans <devans@casey.cygnus.com>
252
253 * cpu.h,cpuall.h,decode.c,sem-switch.c,sem.c: Regenerate.
254 * mloop.in (extract): Make static inline. Rewrite.
255 (execute): Check ARGBUF_PROFILE_P before profiling.
256 Update calls to TRACE_INSN_INIT,TRACE_INSN_FINI.
257
258Fri Dec 4 16:18:25 1998 Doug Evans <devans@canuck.cygnus.com>
259
260 * sem.c,sem-switch.c: Regenerate.
261 * cpu.h,decode.c: Regenerate.
262
263Fri Dec 4 17:09:27 1998 Dave Brolley <brolley@cygnus.com>
264
265 * cpu.h,decode.c,decode.h,model.c,sem-switch.c,sem.c: Regenerate.
266
267Fri Dec 4 00:22:43 1998 Doug Evans <devans@canuck.cygnus.com>
268
269 * cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
270
271Thu Dec 3 17:33:16 1998 Dave Brolley <brolley@cygnus.com>
272
273 * fr30.c (fr30bf_h_ccr_get): New function.
274 (fr30bf_h_ccr_set): New function.
275 (fr30bf_h_ps_get): Use ccr access function.
276 (fr30bf_h_ps_set): Use ccr access function.
277 (fr30bf_h_scr_get): New function.
278 (fr30bf_h_scr_set): New function.
279 (fr30bf_h_ilm_get): New function.
280 (fr30bf_h_ilm_set): New function
281 (fr30bf_h_ps_get): Implement src and ilm.
282 (fr30bf_h_ps_set): Implement src and ilm.
283
284 * arch.c,arch.h,cpu.h,decode.c,decode.h,model.c,
285 sem-switch.c,sem.c: Regenerate.
286
287Thu Dec 3 00:15:11 1998 Doug Evans <devans@canuck.cygnus.com>
288
289 * cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerate.
290
2911998-11-30 Doug Evans <devans@casey.cygnus.com>
292
293 * mloop.in (extract-pbb): Add delay slot support.
294 * cpu.h,decode.c,decode.h,model.c,sem-switch.c,sem.c: Regenerate.
295
296Thu Nov 26 11:28:30 1998 Dave Brolley <brolley@cygnus.com>
297
298 * cpu.h,decode.c,model.c,sem.c,sem-switch.c: Regenerated.
299
300Mon Nov 23 18:30:36 1998 Dave Brolley <brolley@cygnus.com>
301
302 * cpu.h,decode.c,model.c,sem-switch.c,sem.c: Regenerated.
303
3041998-11-20 Doug Evans <devans@tobor.to.cygnus.com>
305
306 * fr30-sim.h (*-REGNUM): Sync up with gdb.
307 * fr30.c (decode_gdb_dr_regnum): New function.
308 (fr30bf_fetch_register): Implement.
309 (fr30bf_store_register): Ditto.
310 (fr30bf_h_ps_get,fr30bf_h_ps_set): Ditto.
311 (fr30bf_h_dr_get,fr30bf_h_dr_set): New functions.
312 * sem-switch.c,sem.c: Rebuild.
313 * traps.c (setup_int): New function
314 (fr30_int): Handle all int insn processing here.
315 Don't save ps,pc if breakpoint trap.
316 * cpu.c,cpu.h,decode.c,sem-switch.c,sem.c: Regenerate.
317
318Thu Nov 19 16:05:09 1998 Dave Brolley <brolley@cygnus.com>
319
320 * traps.c (fr30_int): Correct register usage.
321 * arch.c: Regenerated.
322 * arch.h: Regenerated.
323 * cpu.c: Regenerated.
324 * cpu.h: Regenerated.
325 * decode.c: Regenerated.
326 * decode.h: Regenerated.
327 * model.c: Regenerated.
328 * sem-switch.c: Regenerated.
329 * sem.c: Regenerated.
330
331Wed Nov 18 21:39:37 1998 Dave Brolley <brolley@cygnus.com>
332
333 * fr30-sim.h (TRAP_SYSCALL, TRAP_BREAKPOINT): Redefine for fr30.
334 * fr30.c (fr30bf_h_ps_get): New function.
335 (fr30bf_h_ps_set): New function.
336 * mloop.in: Set up fast-pbb model for fr30.
337 * traps.c (fr30_int): New function.
338 * arch.c: Regenerated.
339 * arch.h: Regenerated.
340 * cpu.c: Regenerated.
341 * cpu.h: Regenerated.
342 * decode.c: Regenerated.
343 * model.c: Regenerated.
344 * sem-switch.c: Regenerated.
345 * sem.c: Regenerated.
346
3471998-11-18 Doug Evans <devans@casey.cygnus.com>
348
349 * Makefile.in (FR30_OBJS): Delete extract.o.
350 (FR30BF_INCLUDE_DEPS): Add cgen-engine.h.
351 (extract.o): Delete rule for.
352 * mloop.in: Rewrite.
353 * cpu.c,cpu.h,decode.c,decode.h,model.c,sem-switch.c,sem.c: Rebuild.
354
355Wed Nov 18 11:31:21 1998 Dave Brolley <brolley@cygnus.com>
356
357 * sem-switch.c: Regenerated.
358 * sem.c: Regenerated.
359
360Mon Nov 16 19:23:44 1998 Dave Brolley <brolley@cygnus.com>
361
362 * arch.c: Regenerated.
363 * arch.h: Regenerated.
364 * cpu.c: Regenerated.
365 * cpu.h: Regenerated.
366 * decode.c: Regenerated.
367 * decode.h: Regenerated.
368 * extract.c: Regenerated.
369 * model.c: Regenerated.
370 * sem-switch.c: Regenerated.
371 * sem.c: Regenerated.
372
373Thu Nov 12 19:27:50 1998 Dave Brolley <brolley@cygnus.com>
374
375 * arch.c: Regenerated.
376 * arch.h: Regenerated.
377 * cpu.c: Regenerated.
378 * cpu.h: Regenerated.
379 * decode.c: Regenerated.
380 * decode.h: Regenerated.
381 * extract.c: Regenerated.
382 * model.c: Regenerated.
383 * sem-switch.c: Regenerated.
384 * sem.c: Regenerated.
385 * fr30.c: Get rid of unused functions.
386
387Mon Nov 9 18:25:47 1998 Dave Brolley <brolley@cygnus.com>
388
389 * arch.c: Regenerated.
390 * arch.h: Regenerated.
391 * cpu.c: Regenerated.
392 * cpu.h: Regenerated.
393 * decode.c: Regenerated.
394 * decode.h: Regenerated.
395 * extract.c: Regenerated.
396 * model.c: Regenerated.
397 * sem-switch.c: Regenerated.
398 * sem.c: Regenerated.
399 * fr30.c: Get rid of m32r stuff. Flesh out fr30 stuff.
400
401Thu Nov 5 15:26:22 1998 Dave Brolley <brolley@cygnus.com>
402
403 * cpu.h: Regenerated.
404
405Tue Oct 27 15:39:48 1996 Dave Brolley <brolley@cygnus.com>
406
407 * Directory created.
GDB Binutils - Deliverables
This page took 0.099422 seconds and 4 git commands to generate.