sim: sim-stop/sim-reason/sim-reg: move to common obj list
[deliverable/binutils-gdb.git] / sim / frv / Makefile.in
CommitLineData
b34f6357 1# Makefile template for Configure for the frv simulator
32d0add0 2# Copyright (C) 1998-2015 Free Software Foundation, Inc.
b34f6357
DB
3# Contributed by Red Hat.
4#
5# This program is free software; you can redistribute it and/or modify
6# it under the terms of the GNU General Public License as published by
4744ac1b 7# the Free Software Foundation; either version 3 of the License, or
b34f6357
DB
8# (at your option) any later version.
9#
10# This program is distributed in the hope that it will be useful,
11# but WITHOUT ANY WARRANTY; without even the implied warranty of
12# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13# GNU General Public License for more details.
14#
4744ac1b
JB
15# You should have received a copy of the GNU General Public License
16# along with this program. If not, see <http://www.gnu.org/licenses/>.
b34f6357
DB
17
18## COMMON_PRE_CONFIG_FRAG
19
20FRV_OBJS = frv.o cpu.o decode.o sem.o model.o mloop.o cgen-par.o
21
b34f6357
DB
22SIM_OBJS = \
23 $(SIM_NEW_COMMON_OBJS) \
b34f6357 24 sim-hload.o \
b34f6357 25 sim-model.o \
b34f6357 26 cgen-utils.o cgen-trace.o cgen-scache.o cgen-fpu.o cgen-accfp.o \
797eee42 27 cgen-run.o \
b34f6357
DB
28 sim-if.o arch.o \
29 $(FRV_OBJS) \
30 traps.o interrupts.o memory.o cache.o pipeline.o \
676a64f4 31 profile.o profile-fr400.o profile-fr450.o profile-fr500.o profile-fr550.o options.o \
105dd264 32 devices.o reset.o registers.o
b34f6357
DB
33
34# Extra headers included by sim-main.h.
35SIM_EXTRA_DEPS = \
36 $(CGEN_INCLUDE_DEPS) \
37 arch.h cpuall.h frv-sim.h $(srcdir)/../../opcodes/frv-desc.h cache.h \
38 registers.h profile.h \
39 $(sim-options_h)
40
41SIM_EXTRA_CFLAGS = @sim_trapdump@
42
b34f6357
DB
43SIM_EXTRA_CLEAN = frv-clean
44
45# This selects the frv newlib/libgloss syscall definitions.
46NL_TARGET = -DNL_TARGET_frv
47
48## COMMON_POST_CONFIG_FRAG
49
50arch = frv
51
52arch.o: arch.c $(SIM_MAIN_DEPS)
53
54devices.o: devices.c $(SIM_MAIN_DEPS)
55
56# FRV objs
57
58FRVBF_INCLUDE_DEPS = \
59 $(CGEN_MAIN_CPU_DEPS) \
60 $(SIM_EXTRA_DEPS) \
61 cpu.h decode.h eng.h
62
63frv.o: frv.c $(FRVBF_INCLUDE_DEPS)
64traps.o: traps.c $(FRVBF_INCLUDE_DEPS)
65pipeline.o: pipeline.c $(FRVBF_INCLUDE_DEPS)
66interrupts.o: interrupts.c $(FRVBF_INCLUDE_DEPS)
67memory.o: memory.c $(FRVBF_INCLUDE_DEPS)
68cache.o: cache.c $(FRVBF_INCLUDE_DEPS)
69options.o: options.c $(FRVBF_INCLUDE_DEPS)
70reset.o: reset.c $(FRVBF_INCLUDE_DEPS)
71registers.o: registers.c $(FRVBF_INCLUDE_DEPS)
e930b1f5 72profile.o: profile.c profile-fr400.h profile-fr500.h profile-fr550.h $(FRVBF_INCLUDE_DEPS)
b34f6357 73profile-fr400.o: profile-fr400.c profile-fr400.h $(FRVBF_INCLUDE_DEPS)
676a64f4 74profile-fr450.o: profile-fr450.c $(FRVBF_INCLUDE_DEPS)
b34f6357 75profile-fr500.o: profile-fr500.c profile-fr500.h $(FRVBF_INCLUDE_DEPS)
e930b1f5 76profile-fr550.o: profile-fr550.c profile-fr550.h $(FRVBF_INCLUDE_DEPS)
b34f6357
DB
77sim-if.o: sim-if.c $(FRVBF_INCLUDE_DEPS) $(srcdir)/../common/sim-core.h eng.h
78
79
80# FIXME: Use of `mono' is wip.
81mloop.c eng.h: stamp-mloop
82stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile
086c6838 83 $(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
b34f6357
DB
84 -mono -scache -parallel-generic-write -parallel-only \
85 -cpu frvbf -infile $(srcdir)/mloop.in
86 $(SHELL) $(srcroot)/move-if-change eng.hin eng.h
87 $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c
88 touch stamp-mloop
89mloop.o: mloop.c $(FRVBF_INCLUDE_DEPS)
90
91cpu.o: cpu.c $(FRVBF_INCLUDE_DEPS)
92decode.o: decode.c $(FRVBF_INCLUDE_DEPS)
93sem.o: sem.c $(FRVBF_INCLUDE_DEPS)
94model.o: model.c $(FRVBF_INCLUDE_DEPS)
95
96frv-clean:
97 rm -f mloop.c eng.h stamp-mloop
98 rm -f tmp-*
99 rm -f stamp-arch stamp-cpu
100
101# cgen support, enable with --enable-cgen-maint
102CGEN_MAINT = ; @true
103# The following line is commented in or out depending upon --enable-cgen-maint.
104@CGEN_MAINT@CGEN_MAINT =
105
106stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(srcdir)/../../cpu/frv.cpu
b34f6357 107 $(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=all \
d89a78b6 108 archfile=$(srcdir)/../../cpu/frv.cpu \
b34f6357 109 FLAGS="with-scache"
b34f6357
DB
110 touch stamp-arch
111arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch
112# @true
113
b34f6357 114stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(srcdir)/../../cpu/frv.cpu
b34f6357 115 $(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \
676a64f4 116 cpu=frvbf mach=frv,fr550,fr500,fr450,fr400,tomcat,simple SUFFIX= \
d89a78b6 117 archfile=$(srcdir)/../../cpu/frv.cpu \
b34f6357
DB
118 FLAGS="with-scache with-profile=fn with-generic-write with-parallel-only" \
119 EXTRAFILES="$(CGEN_CPU_SEM)"
b34f6357
DB
120 touch stamp-cpu
121cpu.h sem.c model.c decode.c decode.h: $(CGEN_MAINT) stamp-cpu
122# @true
This page took 0.518387 seconds and 4 git commands to generate.