Commit gdb and sim support for v850e2 and v850e2v3 on behalf of
[deliverable/binutils-gdb.git] / sim / frv / tconfig.in
CommitLineData
b34f6357
DB
1/* FRV target configuration file. -*- C -*- */
2
3/* Define this if the simulator can vary the size of memory.
4 See the xxx simulator for an example.
5 This enables the `-m size' option.
6 The memory size is stored in STATE_MEM_SIZE. */
7/* Not used for FRV since we use the memory module. TODO -- check this */
8/* #define SIM_HAVE_MEM_SIZE */
9
10/* See sim-hload.c. We properly handle LMA. -- TODO: check this */
11#define SIM_HANDLES_LMA 1
12
13/* For MSPR support. FIXME: revisit. */
14#define WITH_DEVICES 1
15
16/* FIXME: Revisit. */
17#ifdef HAVE_DV_SOCKSER
18MODULE_INSTALL_FN dv_sockser_install;
19#define MODULE_LIST dv_sockser_install,
20#endif
21
22#if 0
23/* Enable watchpoints. */
24#define WITH_WATCHPOINTS 1
25#endif
26
27/* ??? Temporary hack until model support unified. */
28#define SIM_HAVE_MODEL
29
30/* Define this to enable the intrinsic breakpoint mechanism. */
31/* FIXME: may be able to remove SIM_HAVE_BREAKPOINTS since it essentially
32 duplicates ifdef SIM_BREAKPOINT (right?) */
33#if 0
34#define SIM_HAVE_BREAKPOINTS
35#define SIM_BREAKPOINT { 0x10, 0xf1 }
36#define SIM_BREAKPOINT_SIZE 2
37#endif
38
39/* This is a global setting. Different cpu families can't mix-n-match -scache
40 and -pbb. However some cpu families may use -simple while others use
41 one of -scache/-pbb. ???? */
42#define WITH_SCACHE_PBB 0
This page took 0.382166 seconds and 4 git commands to generate.