Remove space == 0 restriction in the simulator (dv-core)
[deliverable/binutils-gdb.git] / sim / mn10300 / Makefile.in
CommitLineData
c906108c 1# Makefile template for Configure for the mn10300 sim library.
a9e3a739 2# Copyright (C) 1996, 1997, 2000 Free Software Foundation, Inc.
c906108c
SS
3# Written by Cygnus Support.
4#
5# This program is free software; you can redistribute it and/or modify
6# it under the terms of the GNU General Public License as published by
7# the Free Software Foundation; either version 2 of the License, or
8# (at your option) any later version.
9#
10# This program is distributed in the hope that it will be useful,
11# but WITHOUT ANY WARRANTY; without even the implied warranty of
12# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13# GNU General Public License for more details.
14#
15# You should have received a copy of the GNU General Public License
16# along with this program; if not, write to the Free Software
17# Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
18
19## COMMON_PRE_CONFIG_FRAG
20
21WITHOUT_COMMON_OBJS = table.o simops.o sim-load.o
22WITHOUT_COMMON_INTERP_DEP = table.c
23WITH_COMMON_OBJS = \
24 itable.o semantics.o idecode.o icache.o engine.o irun.o support.o \
25 $(SIM_NEW_COMMON_OBJS) \
26 op_utils.o \
27 sim-engine.o \
28 sim-hload.o \
29 sim-hrw.o \
30 sim-resume.o \
31 sim-reason.o \
32 sim-stop.o \
33 dv-sockser.o
34WITH_COMMON_INTERP_DEP =
35
36MN10300_OBJS = $(@mn10300_common@_COMMON_OBJS)
37MN10300_INTERP_DEP = $(@mn10300_common@_COMMON_INTERP_DEP)
38
39SIM_OBJS = $(MN10300_OBJS) interp.o
40
41# List of main object files for `run'.
42WITHOUT_COMMON_RUN_OBJS = run.o
43WITH_COMMON_RUN_OBJS = nrun.o
44SIM_RUN_OBJS = $(@mn10300_common@_COMMON_RUN_OBJS)
45
46SIM_EXTRA_CLEAN = clean-extra
47
48# Select mn10300 support in nltvals.def.
49NL_TARGET = -DNL_TARGET_mn10300
50
51INCLUDE = mn10300_sim.h $(srcdir)/../../include/callback.h
52
53# List of extra flags to always pass to $(CC).
7a292a7a 54SIM_EXTRA_CFLAGS = @sim_gen@ -DPOLL_QUIT_INTERVAL=0x20
c906108c
SS
55
56## COMMON_POST_CONFIG_FRAG
57
58
59#
60# Old generator (default)
61#
62
63simops.h: gencode
64 ./gencode -h >$@
65
66table.c: gencode simops.h
67 ./gencode >$@
68
69gencode.o: gencode.c $(INCLUDE)
70 $(CC_FOR_BUILD) $(BUILD_CFLAGS) -c $(srcdir)/gencode.c
71
72m10300-opc.o: $(srcdir)/../../opcodes/m10300-opc.c
73 $(CC_FOR_BUILD) $(BUILD_CFLAGS) -c $(srcdir)/../../opcodes/m10300-opc.c
74
75gencode: gencode.o m10300-opc.o
76 $(CC_FOR_BUILD) $(BUILD_CFLAGS) -o gencode gencode.o m10300-opc.o $(BUILD_LIB)
77
78
79
80
81BUILT_SRC_FROM_IGEN = \
82 icache.h \
83 icache.c \
84 idecode.h \
85 idecode.c \
86 semantics.h \
87 semantics.c \
88 model.h \
89 model.c \
90 support.h \
91 support.c \
92 itable.h \
93 itable.c \
94 engine.h \
95 engine.c \
96 irun.c
97$(BUILT_SRC_FROM_IGEN): tmp-igen
98
99
100.PHONY: clean-igen
101clean-igen:
102 rm -f $(BUILT_SRC_FROM_IGEN)
103 rm -f tmp-igen tmp-insns
104
105../igen/igen:
106 cd ../igen && $(MAKE)
107
108IGEN_TRACE= # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries
a9e3a739 109IGEN_INSN=$(srcdir)/mn10300.igen $(srcdir)/am33.igen
c906108c
SS
110IGEN_DC=$(srcdir)/mn10300.dc
111tmp-igen: $(IGEN_INSN) $(IGEN_DC) ../igen/igen
112 cd ../igen && $(MAKE)
113 ../igen/igen \
114 $(IGEN_TRACE) \
115 -G gen-direct-access \
c2d11a7d
JM
116 -M mn10300,am33 -G gen-multi-sim=am33 \
117 -I $(srcdir) \
c906108c
SS
118 -i $(IGEN_INSN) \
119 -o $(IGEN_DC) \
120 -x \
121 -n icache.h -hc tmp-icache.h \
122 -n icache.c -c tmp-icache.c \
123 -n semantics.h -hs tmp-semantics.h \
124 -n semantics.c -s tmp-semantics.c \
125 -n idecode.h -hd tmp-idecode.h \
126 -n idecode.c -d tmp-idecode.c \
127 -n model.h -hm tmp-model.h \
128 -n model.c -m tmp-model.c \
129 -n support.h -hf tmp-support.h \
130 -n support.c -f tmp-support.c \
131 -n itable.h -ht tmp-itable.h \
132 -n itable.c -t tmp-itable.c \
133 -n engine.h -he tmp-engine.h \
134 -n engine.c -e tmp-engine.c \
135 -n irun.c -r tmp-irun.c
136 $(SHELL) $(srcdir)/../../move-if-change tmp-icache.h icache.h
137 $(SHELL) $(srcdir)/../../move-if-change tmp-icache.c icache.c
138 $(SHELL) $(srcdir)/../../move-if-change tmp-idecode.h idecode.h
139 $(SHELL) $(srcdir)/../../move-if-change tmp-idecode.c idecode.c
140 $(SHELL) $(srcdir)/../../move-if-change tmp-semantics.h semantics.h
141 $(SHELL) $(srcdir)/../../move-if-change tmp-semantics.c semantics.c
142 $(SHELL) $(srcdir)/../../move-if-change tmp-model.h model.h
143 $(SHELL) $(srcdir)/../../move-if-change tmp-model.c model.c
144 $(SHELL) $(srcdir)/../../move-if-change tmp-support.h support.h
145 $(SHELL) $(srcdir)/../../move-if-change tmp-support.c support.c
146 $(SHELL) $(srcdir)/../../move-if-change tmp-itable.h itable.h
147 $(SHELL) $(srcdir)/../../move-if-change tmp-itable.c itable.c
148 $(SHELL) $(srcdir)/../../move-if-change tmp-engine.h engine.h
149 $(SHELL) $(srcdir)/../../move-if-change tmp-engine.c engine.c
150 $(SHELL) $(srcdir)/../../move-if-change tmp-irun.c irun.c
151 touch tmp-igen
152
153
154interp.o: interp.c $(MN10300_INTERP_DEP) $(INCLUDE)
155simops.o: simops.c $(INCLUDE)
156table.o: table.c
157
158clean-extra: clean-igen
159 rm -f table.c simops.h gencode
This page took 0.064981 seconds and 4 git commands to generate.