projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: hda - Add model entry for HP dv4
[deliverable/linux.git] / sound / pci / hda / patch_sigmatel.c
CommitLineData
2f2f4251
M		 1/*
2 * Universal Interface for Intel High Definition Audio Codec
3 *
4 * HD audio interface patch for SigmaTel STAC92xx
5 *
6 * Copyright (c) 2005 Embedded Alley Solutions, Inc.
403d1944 7 * Matt Porter <mporter@embeddedalley.com>
2f2f4251
M		 8 *
9 * Based on patch_cmedia.c and patch_realtek.c
10 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
11 *
12 * This driver is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This driver is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25 */
26
2f2f4251
M		 27#include <linux/init.h>
28#include <linux/delay.h>
29#include <linux/slab.h>
30#include <linux/pci.h>
31#include <sound/core.h>
c7d4b2fa 32#include <sound/asoundef.h>
45a6ac16 33#include <sound/jack.h>
2f2f4251
M		 34#include "hda_codec.h"
35#include "hda_local.h"
1cd2224c 36#include "hda_beep.h"
2f2f4251 37
c6e4c666
TI		 38enum {
39 STAC_VREF_EVENT = 1,
40 STAC_INSERT_EVENT,
41 STAC_PWR_EVENT,
42 STAC_HP_EVENT,
43};
4e55096e 44
f5fcc13c
TI		 45enum {
46 STAC_REF,
bf277785 47 STAC_9200_OQO,
dfe495d0
TI		 48 STAC_9200_DELL_D21,
49 STAC_9200_DELL_D22,
50 STAC_9200_DELL_D23,
51 STAC_9200_DELL_M21,
52 STAC_9200_DELL_M22,
53 STAC_9200_DELL_M23,
54 STAC_9200_DELL_M24,
55 STAC_9200_DELL_M25,
56 STAC_9200_DELL_M26,
57 STAC_9200_DELL_M27,
58eec423
MCC		 58 STAC_9200_M4,
59 STAC_9200_M4_2,
117f257d 60 STAC_9200_PANASONIC,
f5fcc13c
TI		 61 STAC_9200_MODELS
62};
63
64enum {
65 STAC_9205_REF,
dfe495d0 66 STAC_9205_DELL_M42,
ae0a8ed8
TD		 67 STAC_9205_DELL_M43,
68 STAC_9205_DELL_M44,
f5fcc13c
TI		 69 STAC_9205_MODELS
70};
71
e1f0d669 72enum {
9e43f0de 73 STAC_92HD73XX_NO_JD, /* no jack-detection */
e1f0d669 74 STAC_92HD73XX_REF,
661cd8fb
TI		 75 STAC_DELL_M6_AMIC,
76 STAC_DELL_M6_DMIC,
77 STAC_DELL_M6_BOTH,
6b3ab21e 78 STAC_DELL_EQ,
e1f0d669
MR		 79 STAC_92HD73XX_MODELS
80};
81
d0513fc6
MR		 82enum {
83 STAC_92HD83XXX_REF,
84 STAC_92HD83XXX_MODELS
85};
86
e035b841
MR		 87enum {
88 STAC_92HD71BXX_REF,
a7662640
MR		 89 STAC_DELL_M4_1,
90 STAC_DELL_M4_2,
3a7abfd2 91 STAC_DELL_M4_3,
6a14f585 92 STAC_HP_M4,
1b0652eb 93 STAC_HP_DV5,
e035b841
MR		 94 STAC_92HD71BXX_MODELS
95};
96
8e21c34c
TD		 97enum {
98 STAC_925x_REF,
9cb36c2a
MCC		 99 STAC_M1,
100 STAC_M1_2,
101 STAC_M2,
8e21c34c 102 STAC_M2_2,
9cb36c2a
MCC		 103 STAC_M3,
104 STAC_M5,
105 STAC_M6,
8e21c34c
TD		 106 STAC_925x_MODELS
107};
108
f5fcc13c
TI		 109enum {
110 STAC_D945_REF,
111 STAC_D945GTP3,
112 STAC_D945GTP5,
5d5d3bc3
IZ		 113 STAC_INTEL_MAC_V1,
114 STAC_INTEL_MAC_V2,
115 STAC_INTEL_MAC_V3,
116 STAC_INTEL_MAC_V4,
117 STAC_INTEL_MAC_V5,
536319af
NB		 118 STAC_INTEL_MAC_AUTO, /* This model is selected if no module parameter
119 * is given, one of the above models will be
120 * chosen according to the subsystem id. */
dfe495d0 121 /* for backward compatibility */
f5fcc13c 122 STAC_MACMINI,
3fc24d85 123 STAC_MACBOOK,
6f0778d8
NB		 124 STAC_MACBOOK_PRO_V1,
125 STAC_MACBOOK_PRO_V2,
f16928fb 126 STAC_IMAC_INTEL,
0dae0f83 127 STAC_IMAC_INTEL_20,
8c650087 128 STAC_ECS_202,
dfe495d0
TI		 129 STAC_922X_DELL_D81,
130 STAC_922X_DELL_D82,
131 STAC_922X_DELL_M81,
132 STAC_922X_DELL_M82,
f5fcc13c
TI		 133 STAC_922X_MODELS
134};
135
136enum {
e28d8322 137 STAC_D965_REF_NO_JD, /* no jack-detection */
f5fcc13c
TI		 138 STAC_D965_REF,
139 STAC_D965_3ST,
140 STAC_D965_5ST,
4ff076e5 141 STAC_DELL_3ST,
8e9068b1 142 STAC_DELL_BIOS,
f5fcc13c
TI		 143 STAC_927X_MODELS
144};
403d1944 145
74aeaabc
MR		 146struct sigmatel_event {
147 hda_nid_t nid;
c6e4c666
TI		 148 unsigned char type;
149 unsigned char tag;
74aeaabc
MR		 150 int data;
151};
152
153struct sigmatel_jack {
154 hda_nid_t nid;
155 int type;
156 struct snd_jack *jack;
157};
158
2f2f4251 159struct sigmatel_spec {
c8b6bf9b 160 struct snd_kcontrol_new *mixers[4];
c7d4b2fa
M		 161 unsigned int num_mixers;
162
403d1944 163 int board_config;
c0cea0d0 164 unsigned int eapd_switch: 1;
c7d4b2fa 165 unsigned int surr_switch: 1;
3cc08dc6 166 unsigned int alt_switch: 1;
82bc955f 167 unsigned int hp_detect: 1;
00ef50c2 168 unsigned int spdif_mute: 1;
c7d4b2fa 169
4fe5195c 170 /* gpio lines */
0fc9dec4 171 unsigned int eapd_mask;
4fe5195c
MR		 172 unsigned int gpio_mask;
173 unsigned int gpio_dir;
174 unsigned int gpio_data;
175 unsigned int gpio_mute;
176
8daaaa97
MR		 177 /* stream */
178 unsigned int stream_delay;
179
4fe5195c 180 /* analog loopback */
e1f0d669
MR		 181 unsigned char aloopback_mask;
182 unsigned char aloopback_shift;
8259980e 183
a64135a2
MR		 184 /* power management */
185 unsigned int num_pwrs;
d0513fc6 186 unsigned int *pwr_mapping;
a64135a2 187 hda_nid_t *pwr_nids;
b76c850f 188 hda_nid_t *dac_list;
a64135a2 189
74aeaabc
MR		 190 /* jack detection */
191 struct snd_array jacks;
192
193 /* events */
194 struct snd_array events;
195
2f2f4251 196 /* playback */
b22b4821 197 struct hda_input_mux *mono_mux;
89385035 198 struct hda_input_mux *amp_mux;
b22b4821 199 unsigned int cur_mmux;
2f2f4251 200 struct hda_multi_out multiout;
3cc08dc6 201 hda_nid_t dac_nids[5];
c21ca4a8
TI		 202 hda_nid_t hp_dacs[5];
203 hda_nid_t speaker_dacs[5];
2f2f4251
M		 204
205 /* capture */
206 hda_nid_t *adc_nids;
2f2f4251 207 unsigned int num_adcs;
dabbed6f
M		 208 hda_nid_t *mux_nids;
209 unsigned int num_muxes;
8b65727b
MP		 210 hda_nid_t *dmic_nids;
211 unsigned int num_dmics;
e1f0d669 212 hda_nid_t *dmux_nids;
1697055e 213 unsigned int num_dmuxes;
d9737751
MR		 214 hda_nid_t *smux_nids;
215 unsigned int num_smuxes;
65973632 216 const char **spdif_labels;
d9737751 217
dabbed6f 218 hda_nid_t dig_in_nid;
b22b4821 219 hda_nid_t mono_nid;
1cd2224c
MR		 220 hda_nid_t anabeep_nid;
221 hda_nid_t digbeep_nid;
2f2f4251 222
2f2f4251
M		 223 /* pin widgets */
224 hda_nid_t *pin_nids;
225 unsigned int num_pins;
2f2f4251 226 unsigned int *pin_configs;
2f2f4251
M		 227
228 /* codec specific stuff */
229 struct hda_verb *init;
c8b6bf9b 230 struct snd_kcontrol_new *mixer;
2f2f4251
M		 231
232 /* capture source */
8b65727b 233 struct hda_input_mux *dinput_mux;
e1f0d669 234 unsigned int cur_dmux[2];
c7d4b2fa 235 struct hda_input_mux *input_mux;
3cc08dc6 236 unsigned int cur_mux[3];
d9737751
MR		 237 struct hda_input_mux *sinput_mux;
238 unsigned int cur_smux[2];
2a9c7816
MR		 239 unsigned int cur_amux;
240 hda_nid_t *amp_nids;
241 unsigned int num_amps;
8daaaa97 242 unsigned int powerdown_adcs;
2f2f4251 243
403d1944
MP		 244 /* i/o switches */
245 unsigned int io_switch[2];
0fb87bb4 246 unsigned int clfe_swap;
c21ca4a8
TI		 247 hda_nid_t line_switch; /* shared line-in for input and output */
248 hda_nid_t mic_switch; /* shared mic-in for input and output */
249 hda_nid_t hp_switch; /* NID of HP as line-out */
5f10c4a9 250 unsigned int aloopback;
2f2f4251 251
c7d4b2fa
M		 252 struct hda_pcm pcm_rec[2]; /* PCM information */
253
254 /* dynamic controls and input_mux */
255 struct auto_pin_cfg autocfg;
603c4019 256 struct snd_array kctls;
8b65727b 257 struct hda_input_mux private_dimux;
c7d4b2fa 258 struct hda_input_mux private_imux;
d9737751 259 struct hda_input_mux private_smux;
89385035 260 struct hda_input_mux private_amp_mux;
b22b4821 261 struct hda_input_mux private_mono_mux;
2f2f4251
M		 262};
263
264static hda_nid_t stac9200_adc_nids[1] = {
265 0x03,
266};
267
268static hda_nid_t stac9200_mux_nids[1] = {
269 0x0c,
270};
271
272static hda_nid_t stac9200_dac_nids[1] = {
273 0x02,
274};
275
a64135a2
MR		 276static hda_nid_t stac92hd73xx_pwr_nids[8] = {
277 0x0a, 0x0b, 0x0c, 0xd, 0x0e,
278 0x0f, 0x10, 0x11
279};
280
0ffa9807
MR		 281static hda_nid_t stac92hd73xx_slave_dig_outs[2] = {
282 0x26, 0,
283};
284
e1f0d669
MR		 285static hda_nid_t stac92hd73xx_adc_nids[2] = {
286 0x1a, 0x1b
287};
288
2a9c7816
MR		 289#define DELL_M6_AMP 2
290static hda_nid_t stac92hd73xx_amp_nids[3] = {
291 0x0b, 0x0c, 0x0e
89385035
MR		 292};
293
e1f0d669
MR		 294#define STAC92HD73XX_NUM_DMICS 2
295static hda_nid_t stac92hd73xx_dmic_nids[STAC92HD73XX_NUM_DMICS + 1] = {
296 0x13, 0x14, 0
297};
298
299#define STAC92HD73_DAC_COUNT 5
e1f0d669
MR		 300
301static hda_nid_t stac92hd73xx_mux_nids[4] = {
302 0x28, 0x29, 0x2a, 0x2b,
303};
304
305static hda_nid_t stac92hd73xx_dmux_nids[2] = {
306 0x20, 0x21,
307};
308
d9737751
MR		 309static hda_nid_t stac92hd73xx_smux_nids[2] = {
310 0x22, 0x23,
311};
312
d0513fc6
MR		 313#define STAC92HD83XXX_NUM_DMICS 2
314static hda_nid_t stac92hd83xxx_dmic_nids[STAC92HD83XXX_NUM_DMICS + 1] = {
315 0x11, 0x12, 0
316};
317
d0513fc6 318#define STAC92HD83_DAC_COUNT 3
d0513fc6
MR		 319
320static hda_nid_t stac92hd83xxx_dmux_nids[2] = {
321 0x17, 0x18,
322};
323
324static hda_nid_t stac92hd83xxx_adc_nids[2] = {
325 0x15, 0x16,
326};
327
328static hda_nid_t stac92hd83xxx_pwr_nids[4] = {
329 0xa, 0xb, 0xd, 0xe,
330};
331
0ffa9807
MR		 332static hda_nid_t stac92hd83xxx_slave_dig_outs[2] = {
333 0x1e, 0,
334};
335
d0513fc6 336static unsigned int stac92hd83xxx_pwr_mapping[4] = {
989738c4 337 0x03, 0x0c, 0x20, 0x80,
d0513fc6
MR		 338};
339
9248f269 340static hda_nid_t stac92hd83xxx_amp_nids[1] = {
c15c5060
MR		 341 0xc,
342};
343
a64135a2
MR		 344static hda_nid_t stac92hd71bxx_pwr_nids[3] = {
345 0x0a, 0x0d, 0x0f
346};
347
e035b841
MR		 348static hda_nid_t stac92hd71bxx_adc_nids[2] = {
349 0x12, 0x13,
350};
351
352static hda_nid_t stac92hd71bxx_mux_nids[2] = {
353 0x1a, 0x1b
354};
355
4b33c767
MR		 356static hda_nid_t stac92hd71bxx_dmux_nids[2] = {
357 0x1c, 0x1d,
e1f0d669
MR		 358};
359
d9737751
MR		 360static hda_nid_t stac92hd71bxx_smux_nids[2] = {
361 0x24, 0x25,
362};
363
e035b841
MR		 364#define STAC92HD71BXX_NUM_DMICS 2
365static hda_nid_t stac92hd71bxx_dmic_nids[STAC92HD71BXX_NUM_DMICS + 1] = {
366 0x18, 0x19, 0
367};
368
0ffa9807
MR		 369static hda_nid_t stac92hd71bxx_slave_dig_outs[2] = {
370 0x22, 0
371};
372
8e21c34c
TD		 373static hda_nid_t stac925x_adc_nids[1] = {
374 0x03,
375};
376
377static hda_nid_t stac925x_mux_nids[1] = {
378 0x0f,
379};
380
381static hda_nid_t stac925x_dac_nids[1] = {
382 0x02,
383};
384
f6e9852a
TI		 385#define STAC925X_NUM_DMICS 1
386static hda_nid_t stac925x_dmic_nids[STAC925X_NUM_DMICS + 1] = {
387 0x15, 0
2c11f955
TD		 388};
389
1697055e
TI		 390static hda_nid_t stac925x_dmux_nids[1] = {
391 0x14,
392};
393
2f2f4251
M		 394static hda_nid_t stac922x_adc_nids[2] = {
395 0x06, 0x07,
396};
397
398static hda_nid_t stac922x_mux_nids[2] = {
399 0x12, 0x13,
400};
401
3cc08dc6
MP		 402static hda_nid_t stac927x_adc_nids[3] = {
403 0x07, 0x08, 0x09
404};
405
406static hda_nid_t stac927x_mux_nids[3] = {
407 0x15, 0x16, 0x17
408};
409
d9737751
MR		 410static hda_nid_t stac927x_smux_nids[1] = {
411 0x21,
412};
413
b76c850f
MR		 414static hda_nid_t stac927x_dac_nids[6] = {
415 0x02, 0x03, 0x04, 0x05, 0x06, 0
416};
417
e1f0d669
MR		 418static hda_nid_t stac927x_dmux_nids[1] = {
419 0x1b,
420};
421
7f16859a
MR		 422#define STAC927X_NUM_DMICS 2
423static hda_nid_t stac927x_dmic_nids[STAC927X_NUM_DMICS + 1] = {
424 0x13, 0x14, 0
425};
426
65973632
MR		 427static const char *stac927x_spdif_labels[5] = {
428 "Digital Playback", "ADAT", "Analog Mux 1",
429 "Analog Mux 2", "Analog Mux 3"
430};
431
f3302a59
MP		 432static hda_nid_t stac9205_adc_nids[2] = {
433 0x12, 0x13
434};
435
436static hda_nid_t stac9205_mux_nids[2] = {
437 0x19, 0x1a
438};
439
e1f0d669 440static hda_nid_t stac9205_dmux_nids[1] = {
1697055e 441 0x1d,
e1f0d669
MR		 442};
443
d9737751
MR		 444static hda_nid_t stac9205_smux_nids[1] = {
445 0x21,
446};
447
f6e9852a
TI		 448#define STAC9205_NUM_DMICS 2
449static hda_nid_t stac9205_dmic_nids[STAC9205_NUM_DMICS + 1] = {
450 0x17, 0x18, 0
8b65727b
MP		 451};
452
c7d4b2fa 453static hda_nid_t stac9200_pin_nids[8] = {
93ed1503
TD		 454 0x08, 0x09, 0x0d, 0x0e,
455 0x0f, 0x10, 0x11, 0x12,
2f2f4251
M		 456};
457
8e21c34c
TD		 458static hda_nid_t stac925x_pin_nids[8] = {
459 0x07, 0x08, 0x0a, 0x0b,
460 0x0c, 0x0d, 0x10, 0x11,
461};
462
2f2f4251
M		 463static hda_nid_t stac922x_pin_nids[10] = {
464 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
465 0x0f, 0x10, 0x11, 0x15, 0x1b,
466};
467
a7662640 468static hda_nid_t stac92hd73xx_pin_nids[13] = {
e1f0d669
MR		 469 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
470 0x0f, 0x10, 0x11, 0x12, 0x13,
d9737751 471 0x14, 0x22, 0x23
e1f0d669
MR		 472};
473
d0513fc6
MR		 474static hda_nid_t stac92hd83xxx_pin_nids[14] = {
475 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
476 0x0f, 0x10, 0x11, 0x12, 0x13,
477 0x1d, 0x1e, 0x1f, 0x20
478};
0ffa9807 479static hda_nid_t stac92hd71bxx_pin_nids[11] = {
e035b841
MR		 480 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
481 0x0f, 0x14, 0x18, 0x19, 0x1e,
0ffa9807 482 0x1f,
e035b841
MR		 483};
484
3cc08dc6
MP		 485static hda_nid_t stac927x_pin_nids[14] = {
486 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
487 0x0f, 0x10, 0x11, 0x12, 0x13,
488 0x14, 0x21, 0x22, 0x23,
489};
490
f3302a59
MP		 491static hda_nid_t stac9205_pin_nids[12] = {
492 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
493 0x0f, 0x14, 0x16, 0x17, 0x18,
494 0x21, 0x22,
f3302a59
MP		 495};
496
89385035
MR		 497#define stac92xx_amp_volume_info snd_hda_mixer_amp_volume_info
498
499static int stac92xx_amp_volume_get(struct snd_kcontrol *kcontrol,
500 struct snd_ctl_elem_value *ucontrol)
501{
502 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
503 struct sigmatel_spec *spec = codec->spec;
504 hda_nid_t nid = spec->amp_nids[spec->cur_amux];
505
506 kcontrol->private_value ^= get_amp_nid(kcontrol);
507 kcontrol->private_value |= nid;
508
509 return snd_hda_mixer_amp_volume_get(kcontrol, ucontrol);
510}
511
512static int stac92xx_amp_volume_put(struct snd_kcontrol *kcontrol,
513 struct snd_ctl_elem_value *ucontrol)
514{
515 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
516 struct sigmatel_spec *spec = codec->spec;
517 hda_nid_t nid = spec->amp_nids[spec->cur_amux];
518
519 kcontrol->private_value ^= get_amp_nid(kcontrol);
520 kcontrol->private_value |= nid;
521
522 return snd_hda_mixer_amp_volume_put(kcontrol, ucontrol);
523}
524
8b65727b
MP		 525static int stac92xx_dmux_enum_info(struct snd_kcontrol *kcontrol,
526 struct snd_ctl_elem_info *uinfo)
527{
528 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
529 struct sigmatel_spec *spec = codec->spec;
530 return snd_hda_input_mux_info(spec->dinput_mux, uinfo);
531}
532
533static int stac92xx_dmux_enum_get(struct snd_kcontrol *kcontrol,
534 struct snd_ctl_elem_value *ucontrol)
535{
536 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
537 struct sigmatel_spec *spec = codec->spec;
e1f0d669 538 unsigned int dmux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
8b65727b 539
e1f0d669 540 ucontrol->value.enumerated.item[0] = spec->cur_dmux[dmux_idx];
8b65727b
MP		 541 return 0;
542}
543
544static int stac92xx_dmux_enum_put(struct snd_kcontrol *kcontrol,
545 struct snd_ctl_elem_value *ucontrol)
546{
547 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
548 struct sigmatel_spec *spec = codec->spec;
e1f0d669 549 unsigned int dmux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
8b65727b
MP		 550
551 return snd_hda_input_mux_put(codec, spec->dinput_mux, ucontrol,
e1f0d669 552 spec->dmux_nids[dmux_idx], &spec->cur_dmux[dmux_idx]);
8b65727b
MP		 553}
554
d9737751
MR		 555static int stac92xx_smux_enum_info(struct snd_kcontrol *kcontrol,
556 struct snd_ctl_elem_info *uinfo)
557{
558 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
559 struct sigmatel_spec *spec = codec->spec;
560 return snd_hda_input_mux_info(spec->sinput_mux, uinfo);
561}
562
563static int stac92xx_smux_enum_get(struct snd_kcontrol *kcontrol,
564 struct snd_ctl_elem_value *ucontrol)
565{
566 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
567 struct sigmatel_spec *spec = codec->spec;
568 unsigned int smux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
569
570 ucontrol->value.enumerated.item[0] = spec->cur_smux[smux_idx];
571 return 0;
572}
573
574static int stac92xx_smux_enum_put(struct snd_kcontrol *kcontrol,
575 struct snd_ctl_elem_value *ucontrol)
576{
577 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
578 struct sigmatel_spec *spec = codec->spec;
00ef50c2 579 struct hda_input_mux *smux = &spec->private_smux;
d9737751 580 unsigned int smux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
00ef50c2
MR		 581 int err, val;
582 hda_nid_t nid;
d9737751 583
00ef50c2 584 err = snd_hda_input_mux_put(codec, spec->sinput_mux, ucontrol,
d9737751 585 spec->smux_nids[smux_idx], &spec->cur_smux[smux_idx]);
00ef50c2
MR		 586 if (err < 0)
587 return err;
588
589 if (spec->spdif_mute) {
590 if (smux_idx == 0)
591 nid = spec->multiout.dig_out_nid;
592 else
593 nid = codec->slave_dig_outs[smux_idx - 1];
594 if (spec->cur_smux[smux_idx] == smux->num_items - 1)
c9b46f91 595 val = HDA_AMP_MUTE;
00ef50c2 596 else
c9b46f91 597 val = 0;
00ef50c2 598 /* un/mute SPDIF out */
c9b46f91
TI		 599 snd_hda_codec_amp_stereo(codec, nid, HDA_OUTPUT, 0,
600 HDA_AMP_MUTE, val);
00ef50c2
MR		 601 }
602 return 0;
d9737751
MR		 603}
604
c8b6bf9b 605static int stac92xx_mux_enum_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2f2f4251
M		 606{
607 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
608 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa 609 return snd_hda_input_mux_info(spec->input_mux, uinfo);
2f2f4251
M		 610}
611
c8b6bf9b 612static int stac92xx_mux_enum_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2f2f4251
M		 613{
614 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
615 struct sigmatel_spec *spec = codec->spec;
616 unsigned int adc_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
617
618 ucontrol->value.enumerated.item[0] = spec->cur_mux[adc_idx];
619 return 0;
620}
621
c8b6bf9b 622static int stac92xx_mux_enum_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2f2f4251
M		 623{
624 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
625 struct sigmatel_spec *spec = codec->spec;
626 unsigned int adc_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
627
c7d4b2fa 628 return snd_hda_input_mux_put(codec, spec->input_mux, ucontrol,
2f2f4251
M		 629 spec->mux_nids[adc_idx], &spec->cur_mux[adc_idx]);
630}
631
b22b4821
MR		 632static int stac92xx_mono_mux_enum_info(struct snd_kcontrol *kcontrol,
633 struct snd_ctl_elem_info *uinfo)
634{
635 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
636 struct sigmatel_spec *spec = codec->spec;
637 return snd_hda_input_mux_info(spec->mono_mux, uinfo);
638}
639
640static int stac92xx_mono_mux_enum_get(struct snd_kcontrol *kcontrol,
641 struct snd_ctl_elem_value *ucontrol)
642{
643 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
644 struct sigmatel_spec *spec = codec->spec;
645
646 ucontrol->value.enumerated.item[0] = spec->cur_mmux;
647 return 0;
648}
649
650static int stac92xx_mono_mux_enum_put(struct snd_kcontrol *kcontrol,
651 struct snd_ctl_elem_value *ucontrol)
652{
653 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
654 struct sigmatel_spec *spec = codec->spec;
655
656 return snd_hda_input_mux_put(codec, spec->mono_mux, ucontrol,
657 spec->mono_nid, &spec->cur_mmux);
658}
659
89385035
MR		 660static int stac92xx_amp_mux_enum_info(struct snd_kcontrol *kcontrol,
661 struct snd_ctl_elem_info *uinfo)
662{
663 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
664 struct sigmatel_spec *spec = codec->spec;
665 return snd_hda_input_mux_info(spec->amp_mux, uinfo);
666}
667
668static int stac92xx_amp_mux_enum_get(struct snd_kcontrol *kcontrol,
669 struct snd_ctl_elem_value *ucontrol)
670{
671 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
672 struct sigmatel_spec *spec = codec->spec;
673
674 ucontrol->value.enumerated.item[0] = spec->cur_amux;
675 return 0;
676}
677
678static int stac92xx_amp_mux_enum_put(struct snd_kcontrol *kcontrol,
679 struct snd_ctl_elem_value *ucontrol)
680{
681 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
682 struct sigmatel_spec *spec = codec->spec;
683 struct snd_kcontrol *ctl =
684 snd_hda_find_mixer_ctl(codec, "Amp Capture Volume");
685 if (!ctl)
686 return -EINVAL;
687
688 snd_ctl_notify(codec->bus->card, SNDRV_CTL_EVENT_MASK_VALUE |
689 SNDRV_CTL_EVENT_MASK_INFO, &ctl->id);
690
691 return snd_hda_input_mux_put(codec, spec->amp_mux, ucontrol,
692 0, &spec->cur_amux);
693}
694
5f10c4a9
ML		 695#define stac92xx_aloopback_info snd_ctl_boolean_mono_info
696
697static int stac92xx_aloopback_get(struct snd_kcontrol *kcontrol,
698 struct snd_ctl_elem_value *ucontrol)
699{
700 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
e1f0d669 701 unsigned int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5f10c4a9
ML		 702 struct sigmatel_spec *spec = codec->spec;
703
e1f0d669
MR		 704 ucontrol->value.integer.value[0] = !!(spec->aloopback &
705 (spec->aloopback_mask << idx));
5f10c4a9
ML		 706 return 0;
707}
708
709static int stac92xx_aloopback_put(struct snd_kcontrol *kcontrol,
710 struct snd_ctl_elem_value *ucontrol)
711{
712 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
713 struct sigmatel_spec *spec = codec->spec;
e1f0d669 714 unsigned int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5f10c4a9 715 unsigned int dac_mode;
e1f0d669 716 unsigned int val, idx_val;
5f10c4a9 717
e1f0d669
MR		 718 idx_val = spec->aloopback_mask << idx;
719 if (ucontrol->value.integer.value[0])
720 val = spec->aloopback | idx_val;
721 else
722 val = spec->aloopback & ~idx_val;
68ea7b2f 723 if (spec->aloopback == val)
5f10c4a9
ML		 724 return 0;
725
68ea7b2f 726 spec->aloopback = val;
5f10c4a9 727
e1f0d669
MR		 728 /* Only return the bits defined by the shift value of the
729 * first two bytes of the mask
730 */
5f10c4a9 731 dac_mode = snd_hda_codec_read(codec, codec->afg, 0,
e1f0d669
MR		 732 kcontrol->private_value & 0xFFFF, 0x0);
733 dac_mode >>= spec->aloopback_shift;
5f10c4a9 734
e1f0d669 735 if (spec->aloopback & idx_val) {
5f10c4a9 736 snd_hda_power_up(codec);
e1f0d669 737 dac_mode |= idx_val;
5f10c4a9
ML		 738 } else {
739 snd_hda_power_down(codec);
e1f0d669 740 dac_mode &= ~idx_val;
5f10c4a9
ML		 741 }
742
743 snd_hda_codec_write_cache(codec, codec->afg, 0,
744 kcontrol->private_value >> 16, dac_mode);
745
746 return 1;
747}
748
c7d4b2fa 749static struct hda_verb stac9200_core_init[] = {
2f2f4251 750 /* set dac0mux for dac converter */
c7d4b2fa 751 { 0x07, AC_VERB_SET_CONNECT_SEL, 0x00},
2f2f4251
M		 752 {}
753};
754
1194b5b7
TI		 755static struct hda_verb stac9200_eapd_init[] = {
756 /* set dac0mux for dac converter */
757 {0x07, AC_VERB_SET_CONNECT_SEL, 0x00},
758 {0x08, AC_VERB_SET_EAPD_BTLENABLE, 0x02},
759 {}
760};
761
e1f0d669
MR		 762static struct hda_verb stac92hd73xx_6ch_core_init[] = {
763 /* set master volume and direct control */
764 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
e1f0d669
MR		 765 /* setup adcs to point to mixer */
766 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
767 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
e1f0d669
MR		 768 { 0x0f, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
769 { 0x10, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
770 { 0x11, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
771 /* setup import muxs */
772 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
773 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
774 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
775 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x00},
776 {}
777};
778
d654a660
MR		 779static struct hda_verb dell_eq_core_init[] = {
780 /* set master volume to max value without distortion
781 * and direct control */
782 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xec},
d654a660
MR		 783 /* setup adcs to point to mixer */
784 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
785 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
786 /* setup import muxs */
787 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
788 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
789 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
790 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x00},
791 {}
792};
793
52fe0f9d 794static struct hda_verb dell_m6_core_init[] = {
6b3ab21e 795 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
52fe0f9d
MR		 796 /* setup adcs to point to mixer */
797 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
798 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
799 /* setup import muxs */
800 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
801 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
802 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
803 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x00},
804 {}
805};
806
e1f0d669
MR		 807static struct hda_verb stac92hd73xx_8ch_core_init[] = {
808 /* set master volume and direct control */
809 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
e1f0d669
MR		 810 /* setup adcs to point to mixer */
811 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
812 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
e1f0d669
MR		 813 { 0x0f, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
814 { 0x10, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
815 { 0x11, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
816 /* setup import muxs */
817 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
818 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
819 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
820 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x03},
821 {}
822};
823
824static struct hda_verb stac92hd73xx_10ch_core_init[] = {
825 /* set master volume and direct control */
826 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
e1f0d669
MR		 827 /* dac3 is connected to import3 mux */
828 { 0x18, AC_VERB_SET_AMP_GAIN_MUTE, 0xb07f},
e1f0d669
MR		 829 /* setup adcs to point to mixer */
830 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
831 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
e1f0d669
MR		 832 { 0x0f, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
833 { 0x10, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
834 { 0x11, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
835 /* setup import muxs */
836 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
837 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
838 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
839 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x03},
840 {}
841};
842
d0513fc6 843static struct hda_verb stac92hd83xxx_core_init[] = {
d0513fc6
MR		 844 { 0xa, AC_VERB_SET_CONNECT_SEL, 0x0},
845 { 0xb, AC_VERB_SET_CONNECT_SEL, 0x0},
846 { 0xd, AC_VERB_SET_CONNECT_SEL, 0x1},
847
848 /* power state controls amps */
849 { 0x01, AC_VERB_SET_EAPD, 1 << 2},
574f3c4f 850 {}
d0513fc6
MR		 851};
852
e035b841 853static struct hda_verb stac92hd71bxx_core_init[] = {
541eee87
MR		 854 /* set master volume and direct control */
855 { 0x28, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
541eee87
MR		 856 /* unmute right and left channels for nodes 0x0a, 0xd, 0x0f */
857 { 0x0a, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
858 { 0x0d, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
859 { 0x0f, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
574f3c4f 860 {}
541eee87
MR		 861};
862
4b33c767 863#define HD_DISABLE_PORTF 2
541eee87 864static struct hda_verb stac92hd71bxx_analog_core_init[] = {
aafc4412
MR		 865 /* start of config #1 */
866
867 /* connect port 0f to audio mixer */
868 { 0x0f, AC_VERB_SET_CONNECT_SEL, 0x2},
aafc4412
MR		 869 /* unmute right and left channels for node 0x0f */
870 { 0x0f, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
871 /* start of config #2 */
872
e035b841
MR		 873 /* set master volume and direct control */
874 { 0x28, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
aafc4412 875 /* unmute right and left channels for nodes 0x0a, 0xd */
e035b841
MR		 876 { 0x0a, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
877 { 0x0d, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
e035b841
MR		 878 {}
879};
880
8e21c34c
TD		 881static struct hda_verb stac925x_core_init[] = {
882 /* set dac0mux for dac converter */
883 { 0x06, AC_VERB_SET_CONNECT_SEL, 0x00},
c9280d68
TI		 884 /* mute the master volume */
885 { 0x0e, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE },
8e21c34c
TD		 886 {}
887};
888
c7d4b2fa 889static struct hda_verb stac922x_core_init[] = {
2f2f4251 890 /* set master volume and direct control */
c7d4b2fa 891 { 0x16, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
2f2f4251
M		 892 {}
893};
894
93ed1503 895static struct hda_verb d965_core_init[] = {
19039bd0 896 /* set master volume and direct control */
93ed1503 897 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
19039bd0
TI		 898 /* unmute node 0x1b */
899 { 0x1b, AC_VERB_SET_AMP_GAIN_MUTE, 0xb000},
900 /* select node 0x03 as DAC */
901 { 0x0b, AC_VERB_SET_CONNECT_SEL, 0x01},
902 {}
903};
904
3cc08dc6
MP		 905static struct hda_verb stac927x_core_init[] = {
906 /* set master volume and direct control */
907 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
1cd2224c
MR		 908 /* enable analog pc beep path */
909 { 0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
3cc08dc6
MP		 910 {}
911};
912
f3302a59
MP		 913static struct hda_verb stac9205_core_init[] = {
914 /* set master volume and direct control */
915 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
d0513fc6
MR		 916 /* enable analog pc beep path */
917 { 0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
f3302a59
MP		 918 {}
919};
920
b22b4821
MR		 921#define STAC_MONO_MUX \
922 { \
923 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
924 .name = "Mono Mux", \
925 .count = 1, \
926 .info = stac92xx_mono_mux_enum_info, \
927 .get = stac92xx_mono_mux_enum_get, \
928 .put = stac92xx_mono_mux_enum_put, \
929 }
930
89385035
MR		 931#define STAC_AMP_MUX \
932 { \
933 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
934 .name = "Amp Selector Capture Switch", \
935 .count = 1, \
936 .info = stac92xx_amp_mux_enum_info, \
937 .get = stac92xx_amp_mux_enum_get, \
938 .put = stac92xx_amp_mux_enum_put, \
939 }
940
941#define STAC_AMP_VOL(xname, nid, chs, idx, dir) \
942 { \
943 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
944 .name = xname, \
945 .index = 0, \
946 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | \
947 SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
948 SNDRV_CTL_ELEM_ACCESS_TLV_CALLBACK, \
949 .info = stac92xx_amp_volume_info, \
950 .get = stac92xx_amp_volume_get, \
951 .put = stac92xx_amp_volume_put, \
952 .tlv = { .c = snd_hda_mixer_amp_tlv }, \
953 .private_value = HDA_COMPOSE_AMP_VAL(nid, chs, idx, dir) \
954 }
955
9e05b7a3 956#define STAC_INPUT_SOURCE(cnt) \
ca7c5a8b
ML		 957 { \
958 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
959 .name = "Input Source", \
9e05b7a3 960 .count = cnt, \
ca7c5a8b
ML		 961 .info = stac92xx_mux_enum_info, \
962 .get = stac92xx_mux_enum_get, \
963 .put = stac92xx_mux_enum_put, \
964 }
965
e1f0d669 966#define STAC_ANALOG_LOOPBACK(verb_read, verb_write, cnt) \
5f10c4a9
ML		 967 { \
968 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
969 .name = "Analog Loopback", \
e1f0d669 970 .count = cnt, \
5f10c4a9
ML		 971 .info = stac92xx_aloopback_info, \
972 .get = stac92xx_aloopback_get, \
973 .put = stac92xx_aloopback_put, \
974 .private_value = verb_read | (verb_write << 16), \
975 }
976
c8b6bf9b 977static struct snd_kcontrol_new stac9200_mixer[] = {
2f2f4251
M		 978 HDA_CODEC_VOLUME("Master Playback Volume", 0xb, 0, HDA_OUTPUT),
979 HDA_CODEC_MUTE("Master Playback Switch", 0xb, 0, HDA_OUTPUT),
9e05b7a3 980 STAC_INPUT_SOURCE(1),
2f2f4251
M		 981 HDA_CODEC_VOLUME("Capture Volume", 0x0a, 0, HDA_OUTPUT),
982 HDA_CODEC_MUTE("Capture Switch", 0x0a, 0, HDA_OUTPUT),
2f2f4251
M		 983 { } /* end */
984};
985
2a9c7816 986#define DELL_M6_MIXER 6
e1f0d669 987static struct snd_kcontrol_new stac92hd73xx_6ch_mixer[] = {
2a9c7816 988 /* start of config #1 */
e1f0d669
MR		 989 HDA_CODEC_VOLUME("Front Mic Mixer Capture Volume", 0x1d, 0, HDA_INPUT),
990 HDA_CODEC_MUTE("Front Mic Mixer Capture Switch", 0x1d, 0, HDA_INPUT),
991
e1f0d669
MR		 992 HDA_CODEC_VOLUME("Line In Mixer Capture Volume", 0x1d, 0x2, HDA_INPUT),
993 HDA_CODEC_MUTE("Line In Mixer Capture Switch", 0x1d, 0x2, HDA_INPUT),
994
2a9c7816
MR		 995 HDA_CODEC_VOLUME("CD Mixer Capture Volume", 0x1d, 0x4, HDA_INPUT),
996 HDA_CODEC_MUTE("CD Mixer Capture Switch", 0x1d, 0x4, HDA_INPUT),
997
998 /* start of config #2 */
999 HDA_CODEC_VOLUME("Mic Mixer Capture Volume", 0x1d, 0x1, HDA_INPUT),
1000 HDA_CODEC_MUTE("Mic Mixer Capture Switch", 0x1d, 0x1, HDA_INPUT),
1001
e1f0d669
MR		 1002 HDA_CODEC_VOLUME("DAC Mixer Capture Volume", 0x1d, 0x3, HDA_INPUT),
1003 HDA_CODEC_MUTE("DAC Mixer Capture Switch", 0x1d, 0x3, HDA_INPUT),
1004
2a9c7816
MR		 1005 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 3),
1006
1007 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x20, 0x0, HDA_OUTPUT),
1008 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x20, 0x0, HDA_OUTPUT),
1009
1010 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x21, 0x0, HDA_OUTPUT),
1011 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x21, 0x0, HDA_OUTPUT),
1012
e1f0d669
MR		 1013 { } /* end */
1014};
1015
1016static struct snd_kcontrol_new stac92hd73xx_8ch_mixer[] = {
e1f0d669
MR		 1017 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 4),
1018
e1f0d669
MR		 1019 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x20, 0x0, HDA_OUTPUT),
1020 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x20, 0x0, HDA_OUTPUT),
1021
1022 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x21, 0x0, HDA_OUTPUT),
1023 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x21, 0x0, HDA_OUTPUT),
1024
1025 HDA_CODEC_VOLUME("Front Mic Mixer Capture Volume", 0x1d, 0, HDA_INPUT),
1026 HDA_CODEC_MUTE("Front Mic Mixer Capture Switch", 0x1d, 0, HDA_INPUT),
1027
1028 HDA_CODEC_VOLUME("Mic Mixer Capture Volume", 0x1d, 0x1, HDA_INPUT),
1029 HDA_CODEC_MUTE("Mic Mixer Capture Switch", 0x1d, 0x1, HDA_INPUT),
1030
1031 HDA_CODEC_VOLUME("Line In Mixer Capture Volume", 0x1d, 0x2, HDA_INPUT),
1032 HDA_CODEC_MUTE("Line In Mixer Capture Switch", 0x1d, 0x2, HDA_INPUT),
1033
1034 HDA_CODEC_VOLUME("DAC Mixer Capture Volume", 0x1d, 0x3, HDA_INPUT),
1035 HDA_CODEC_MUTE("DAC Mixer Capture Switch", 0x1d, 0x3, HDA_INPUT),
1036
1037 HDA_CODEC_VOLUME("CD Mixer Capture Volume", 0x1d, 0x4, HDA_INPUT),
1038 HDA_CODEC_MUTE("CD Mixer Capture Switch", 0x1d, 0x4, HDA_INPUT),
1039 { } /* end */
1040};
1041
1042static struct snd_kcontrol_new stac92hd73xx_10ch_mixer[] = {
e1f0d669
MR		 1043 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 5),
1044
e1f0d669
MR		 1045 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x20, 0x0, HDA_OUTPUT),
1046 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x20, 0x0, HDA_OUTPUT),
1047
1048 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x21, 0x0, HDA_OUTPUT),
1049 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x21, 0x0, HDA_OUTPUT),
1050
1051 HDA_CODEC_VOLUME("Front Mic Mixer Capture Volume", 0x1d, 0, HDA_INPUT),
1052 HDA_CODEC_MUTE("Front Mic Mixer Capture Switch", 0x1d, 0, HDA_INPUT),
1053
1054 HDA_CODEC_VOLUME("Mic Mixer Capture Volume", 0x1d, 0x1, HDA_INPUT),
1055 HDA_CODEC_MUTE("Mic Mixer Capture Switch", 0x1d, 0x1, HDA_INPUT),
1056
1057 HDA_CODEC_VOLUME("Line In Mixer Capture Volume", 0x1d, 0x2, HDA_INPUT),
1058 HDA_CODEC_MUTE("Line In Mixer Capture Switch", 0x1d, 0x2, HDA_INPUT),
1059
1060 HDA_CODEC_VOLUME("DAC Mixer Capture Volume", 0x1d, 0x3, HDA_INPUT),
1061 HDA_CODEC_MUTE("DAC Mixer Capture Switch", 0x1d, 0x3, HDA_INPUT),
1062
1063 HDA_CODEC_VOLUME("CD Mixer Capture Volume", 0x1d, 0x4, HDA_INPUT),
1064 HDA_CODEC_MUTE("CD Mixer Capture Switch", 0x1d, 0x4, HDA_INPUT),
1065 { } /* end */
1066};
1067
d0513fc6
MR		 1068
1069static struct snd_kcontrol_new stac92hd83xxx_mixer[] = {
1070 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x17, 0x0, HDA_OUTPUT),
1071 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x17, 0x0, HDA_OUTPUT),
1072
1073 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x18, 0x0, HDA_OUTPUT),
1074 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x18, 0x0, HDA_OUTPUT),
1075
74b7ff48
MR		 1076 HDA_CODEC_VOLUME("DAC0 Capture Volume", 0x1b, 0x3, HDA_INPUT),
1077 HDA_CODEC_MUTE("DAC0 Capture Switch", 0x1b, 0x3, HDA_INPUT),
d0513fc6 1078
74b7ff48
MR		 1079 HDA_CODEC_VOLUME("DAC1 Capture Volume", 0x1b, 0x4, HDA_INPUT),
1080 HDA_CODEC_MUTE("DAC1 Capture Switch", 0x1b, 0x4, HDA_INPUT),
d0513fc6 1081
74b7ff48
MR		 1082 HDA_CODEC_VOLUME("Front Mic Capture Volume", 0x1b, 0x0, HDA_INPUT),
1083 HDA_CODEC_MUTE("Front Mic Capture Switch", 0x1b, 0x0, HDA_INPUT),
d0513fc6 1084
74b7ff48
MR		 1085 HDA_CODEC_VOLUME("Line In Capture Volume", 0x1b, 0x2, HDA_INPUT),
1086 HDA_CODEC_MUTE("Line In Capture Switch", 0x1b, 0x2, HDA_INPUT),
d0513fc6
MR		 1087
1088 /*
74b7ff48
MR		 1089 HDA_CODEC_VOLUME("Mic Capture Volume", 0x1b, 0x1, HDA_INPUT),
1090 HDA_CODEC_MUTE("Mic Capture Switch", 0x1b 0x1, HDA_INPUT),
d0513fc6
MR		 1091 */
1092 { } /* end */
1093};
1094
541eee87 1095static struct snd_kcontrol_new stac92hd71bxx_analog_mixer[] = {
e035b841 1096 STAC_INPUT_SOURCE(2),
4b33c767 1097 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A0, 2),
e035b841 1098
9b35947f
MR		 1099 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x1c, 0x0, HDA_OUTPUT),
1100 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x1c, 0x0, HDA_OUTPUT),
9b35947f
MR		 1101
1102 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x1d, 0x0, HDA_OUTPUT),
1103 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x1d, 0x0, HDA_OUTPUT),
1cd2224c
MR		 1104 /* analog pc-beep replaced with digital beep support */
1105 /*
f7c5dda2
MR		 1106 HDA_CODEC_VOLUME("PC Beep Volume", 0x17, 0x2, HDA_INPUT),
1107 HDA_CODEC_MUTE("PC Beep Switch", 0x17, 0x2, HDA_INPUT),
1cd2224c 1108 */
f7c5dda2 1109
687cb98e
MR		 1110 HDA_CODEC_MUTE("Import0 Mux Capture Switch", 0x17, 0x0, HDA_INPUT),
1111 HDA_CODEC_VOLUME("Import0 Mux Capture Volume", 0x17, 0x0, HDA_INPUT),
4b33c767 1112
687cb98e
MR		 1113 HDA_CODEC_MUTE("Import1 Mux Capture Switch", 0x17, 0x1, HDA_INPUT),
1114 HDA_CODEC_VOLUME("Import1 Mux Capture Volume", 0x17, 0x1, HDA_INPUT),
4b33c767
MR		 1115
1116 HDA_CODEC_MUTE("DAC0 Capture Switch", 0x17, 0x3, HDA_INPUT),
1117 HDA_CODEC_VOLUME("DAC0 Capture Volume", 0x17, 0x3, HDA_INPUT),
1118
1119 HDA_CODEC_MUTE("DAC1 Capture Switch", 0x17, 0x4, HDA_INPUT),
1120 HDA_CODEC_VOLUME("DAC1 Capture Volume", 0x17, 0x4, HDA_INPUT),
e035b841
MR		 1121 { } /* end */
1122};
1123
541eee87 1124static struct snd_kcontrol_new stac92hd71bxx_mixer[] = {
541eee87
MR		 1125 STAC_INPUT_SOURCE(2),
1126 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A0, 2),
1127
541eee87
MR		 1128 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x1c, 0x0, HDA_OUTPUT),
1129 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x1c, 0x0, HDA_OUTPUT),
541eee87
MR		 1130
1131 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x1d, 0x0, HDA_OUTPUT),
1132 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x1d, 0x0, HDA_OUTPUT),
541eee87
MR		 1133 { } /* end */
1134};
1135
8e21c34c 1136static struct snd_kcontrol_new stac925x_mixer[] = {
c9280d68
TI		 1137 HDA_CODEC_VOLUME("Master Playback Volume", 0x0e, 0, HDA_OUTPUT),
1138 HDA_CODEC_MUTE("Master Playback Switch", 0x0e, 0, HDA_OUTPUT),
9e05b7a3 1139 STAC_INPUT_SOURCE(1),
8e21c34c 1140 HDA_CODEC_VOLUME("Capture Volume", 0x09, 0, HDA_OUTPUT),
587755f1 1141 HDA_CODEC_MUTE("Capture Switch", 0x14, 0, HDA_OUTPUT),
8e21c34c
TD		 1142 { } /* end */
1143};
1144
9e05b7a3 1145static struct snd_kcontrol_new stac9205_mixer[] = {
9e05b7a3 1146 STAC_INPUT_SOURCE(2),
e1f0d669 1147 STAC_ANALOG_LOOPBACK(0xFE0, 0x7E0, 1),
9e05b7a3
ML		 1148
1149 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x1b, 0x0, HDA_INPUT),
1150 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x1d, 0x0, HDA_OUTPUT),
9e05b7a3
ML		 1151
1152 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x1c, 0x0, HDA_INPUT),
1153 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x1e, 0x0, HDA_OUTPUT),
2f2f4251
M		 1154 { } /* end */
1155};
1156
19039bd0 1157/* This needs to be generated dynamically based on sequence */
9e05b7a3
ML		 1158static struct snd_kcontrol_new stac922x_mixer[] = {
1159 STAC_INPUT_SOURCE(2),
9e05b7a3
ML		 1160 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x17, 0x0, HDA_INPUT),
1161 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x17, 0x0, HDA_INPUT),
9e05b7a3
ML		 1162
1163 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x18, 0x0, HDA_INPUT),
1164 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x18, 0x0, HDA_INPUT),
19039bd0
TI		 1165 { } /* end */
1166};
1167
9e05b7a3 1168
d1d985f0 1169static struct snd_kcontrol_new stac927x_mixer[] = {
9e05b7a3 1170 STAC_INPUT_SOURCE(3),
e1f0d669 1171 STAC_ANALOG_LOOPBACK(0xFEB, 0x7EB, 1),
3cc08dc6 1172
9e05b7a3
ML		 1173 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x18, 0x0, HDA_INPUT),
1174 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x1b, 0x0, HDA_OUTPUT),
9e05b7a3
ML		 1175
1176 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x19, 0x0, HDA_INPUT),
1177 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x1c, 0x0, HDA_OUTPUT),
9e05b7a3
ML		 1178
1179 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x2, 0x1A, 0x0, HDA_INPUT),
1180 HDA_CODEC_MUTE_IDX("Capture Switch", 0x2, 0x1d, 0x0, HDA_OUTPUT),
f3302a59
MP		 1181 { } /* end */
1182};
1183
1697055e
TI		 1184static struct snd_kcontrol_new stac_dmux_mixer = {
1185 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1186 .name = "Digital Input Source",
1187 /* count set later */
1188 .info = stac92xx_dmux_enum_info,
1189 .get = stac92xx_dmux_enum_get,
1190 .put = stac92xx_dmux_enum_put,
1191};
1192
d9737751
MR		 1193static struct snd_kcontrol_new stac_smux_mixer = {
1194 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
e3487970 1195 .name = "IEC958 Playback Source",
d9737751
MR		 1196 /* count set later */
1197 .info = stac92xx_smux_enum_info,
1198 .get = stac92xx_smux_enum_get,
1199 .put = stac92xx_smux_enum_put,
1200};
1201
2134ea4f
TI		 1202static const char *slave_vols[] = {
1203 "Front Playback Volume",
1204 "Surround Playback Volume",
1205 "Center Playback Volume",
1206 "LFE Playback Volume",
1207 "Side Playback Volume",
1208 "Headphone Playback Volume",
1209 "Headphone Playback Volume",
1210 "Speaker Playback Volume",
1211 "External Speaker Playback Volume",
1212 "Speaker2 Playback Volume",
1213 NULL
1214};
1215
1216static const char *slave_sws[] = {
1217 "Front Playback Switch",
1218 "Surround Playback Switch",
1219 "Center Playback Switch",
1220 "LFE Playback Switch",
1221 "Side Playback Switch",
1222 "Headphone Playback Switch",
1223 "Headphone Playback Switch",
1224 "Speaker Playback Switch",
1225 "External Speaker Playback Switch",
1226 "Speaker2 Playback Switch",
edb54a55 1227 "IEC958 Playback Switch",
2134ea4f
TI		 1228 NULL
1229};
1230
603c4019 1231static void stac92xx_free_kctls(struct hda_codec *codec);
e4973e1e 1232static int stac92xx_add_jack(struct hda_codec *codec, hda_nid_t nid, int type);
603c4019 1233
2f2f4251
M		 1234static int stac92xx_build_controls(struct hda_codec *codec)
1235{
1236 struct sigmatel_spec *spec = codec->spec;
e4973e1e
TI		 1237 struct auto_pin_cfg *cfg = &spec->autocfg;
1238 hda_nid_t nid;
2f2f4251 1239 int err;
c7d4b2fa 1240 int i;
2f2f4251
M		 1241
1242 err = snd_hda_add_new_ctls(codec, spec->mixer);
1243 if (err < 0)
1244 return err;
c7d4b2fa
M		 1245
1246 for (i = 0; i < spec->num_mixers; i++) {
1247 err = snd_hda_add_new_ctls(codec, spec->mixers[i]);
1248 if (err < 0)
1249 return err;
1250 }
1697055e
TI		 1251 if (spec->num_dmuxes > 0) {
1252 stac_dmux_mixer.count = spec->num_dmuxes;
d13bd412 1253 err = snd_hda_ctl_add(codec,
1697055e
TI		 1254 snd_ctl_new1(&stac_dmux_mixer, codec));
1255 if (err < 0)
1256 return err;
1257 }
d9737751 1258 if (spec->num_smuxes > 0) {
00ef50c2
MR		 1259 int wcaps = get_wcaps(codec, spec->multiout.dig_out_nid);
1260 struct hda_input_mux *smux = &spec->private_smux;
1261 /* check for mute support on SPDIF out */
1262 if (wcaps & AC_WCAP_OUT_AMP) {
1263 smux->items[smux->num_items].label = "Off";
1264 smux->items[smux->num_items].index = 0;
1265 smux->num_items++;
1266 spec->spdif_mute = 1;
1267 }
d9737751 1268 stac_smux_mixer.count = spec->num_smuxes;
4f2d23e1 1269 err = snd_hda_ctl_add(codec,
d9737751
MR		 1270 snd_ctl_new1(&stac_smux_mixer, codec));
1271 if (err < 0)
1272 return err;
1273 }
c7d4b2fa 1274
dabbed6f
M		 1275 if (spec->multiout.dig_out_nid) {
1276 err = snd_hda_create_spdif_out_ctls(codec, spec->multiout.dig_out_nid);
1277 if (err < 0)
1278 return err;
9a08160b
TI		 1279 err = snd_hda_create_spdif_share_sw(codec,
1280 &spec->multiout);
1281 if (err < 0)
1282 return err;
1283 spec->multiout.share_spdif = 1;
dabbed6f 1284 }
da74ae3e 1285 if (spec->dig_in_nid && !(spec->gpio_dir & 0x01)) {
dabbed6f
M		 1286 err = snd_hda_create_spdif_in_ctls(codec, spec->dig_in_nid);
1287 if (err < 0)
1288 return err;
1289 }
2134ea4f
TI		 1290
1291 /* if we have no master control, let's create it */
1292 if (!snd_hda_find_mixer_ctl(codec, "Master Playback Volume")) {
1c82ed1b 1293 unsigned int vmaster_tlv[4];
2134ea4f 1294 snd_hda_set_vmaster_tlv(codec, spec->multiout.dac_nids[0],
1c82ed1b 1295 HDA_OUTPUT, vmaster_tlv);
2134ea4f 1296 err = snd_hda_add_vmaster(codec, "Master Playback Volume",
1c82ed1b 1297 vmaster_tlv, slave_vols);
2134ea4f
TI		 1298 if (err < 0)
1299 return err;
1300 }
1301 if (!snd_hda_find_mixer_ctl(codec, "Master Playback Switch")) {
1302 err = snd_hda_add_vmaster(codec, "Master Playback Switch",
1303 NULL, slave_sws);
1304 if (err < 0)
1305 return err;
1306 }
1307
603c4019 1308 stac92xx_free_kctls(codec); /* no longer needed */
e4973e1e
TI		 1309
1310 /* create jack input elements */
1311 if (spec->hp_detect) {
1312 for (i = 0; i < cfg->hp_outs; i++) {
1313 int type = SND_JACK_HEADPHONE;
1314 nid = cfg->hp_pins[i];
1315 /* jack detection */
1316 if (cfg->hp_outs == i)
1317 type |= SND_JACK_LINEOUT;
1318 err = stac92xx_add_jack(codec, nid, type);
1319 if (err < 0)
1320 return err;
1321 }
1322 }
1323 for (i = 0; i < cfg->line_outs; i++) {
1324 err = stac92xx_add_jack(codec, cfg->line_out_pins[i],
1325 SND_JACK_LINEOUT);
1326 if (err < 0)
1327 return err;
1328 }
1329 for (i = 0; i < AUTO_PIN_LAST; i++) {
1330 nid = cfg->input_pins[i];
1331 if (nid) {
1332 err = stac92xx_add_jack(codec, nid,
1333 SND_JACK_MICROPHONE);
1334 if (err < 0)
1335 return err;
1336 }
1337 }
1338
dabbed6f 1339 return 0;
2f2f4251
M		 1340}
1341
403d1944 1342static unsigned int ref9200_pin_configs[8] = {
dabbed6f 1343 0x01c47010, 0x01447010, 0x0221401f, 0x01114010,
2f2f4251
M		 1344 0x02a19020, 0x01a19021, 0x90100140, 0x01813122,
1345};
1346
58eec423
MCC		 1347static unsigned int gateway9200_m4_pin_configs[8] = {
1348 0x400000fe, 0x404500f4, 0x400100f0, 0x90110010,
1349 0x400100f1, 0x02a1902e, 0x500000f2, 0x500000f3,
1350};
1351static unsigned int gateway9200_m4_2_pin_configs[8] = {
1352 0x400000fe, 0x404500f4, 0x400100f0, 0x90110010,
1353 0x400100f1, 0x02a1902e, 0x500000f2, 0x500000f3,
1354};
1355
1356/*
dfe495d0
TI		 1357 STAC 9200 pin configs for
1358 102801A8
1359 102801DE
1360 102801E8
1361*/
1362static unsigned int dell9200_d21_pin_configs[8] = {
af6c016e
TI		 1363 0x400001f0, 0x400001f1, 0x02214030, 0x01014010,
1364 0x02a19020, 0x01a19021, 0x90100140, 0x01813122,
dfe495d0
TI		 1365};
1366
1367/*
1368 STAC 9200 pin configs for
1369 102801C0
1370 102801C1
1371*/
1372static unsigned int dell9200_d22_pin_configs[8] = {
af6c016e
TI		 1373 0x400001f0, 0x400001f1, 0x0221401f, 0x01014010,
1374 0x01813020, 0x02a19021, 0x90100140, 0x400001f2,
dfe495d0
TI		 1375};
1376
1377/*
1378 STAC 9200 pin configs for
1379 102801C4 (Dell Dimension E310)
1380 102801C5
1381 102801C7
1382 102801D9
1383 102801DA
1384 102801E3
1385*/
1386static unsigned int dell9200_d23_pin_configs[8] = {
af6c016e
TI		 1387 0x400001f0, 0x400001f1, 0x0221401f, 0x01014010,
1388 0x01813020, 0x01a19021, 0x90100140, 0x400001f2,
dfe495d0
TI		 1389};
1390
1391
1392/*
1393 STAC 9200-32 pin configs for
1394 102801B5 (Dell Inspiron 630m)
1395 102801D8 (Dell Inspiron 640m)
1396*/
1397static unsigned int dell9200_m21_pin_configs[8] = {
af6c016e
TI		 1398 0x40c003fa, 0x03441340, 0x0321121f, 0x90170310,
1399 0x408003fb, 0x03a11020, 0x401003fc, 0x403003fd,
dfe495d0
TI		 1400};
1401
1402/*
1403 STAC 9200-32 pin configs for
1404 102801C2 (Dell Latitude D620)
1405 102801C8
1406 102801CC (Dell Latitude D820)
1407 102801D4
1408 102801D6
1409*/
1410static unsigned int dell9200_m22_pin_configs[8] = {
af6c016e
TI		 1411 0x40c003fa, 0x0144131f, 0x0321121f, 0x90170310,
1412 0x90a70321, 0x03a11020, 0x401003fb, 0x40f000fc,
dfe495d0
TI		 1413};
1414
1415/*
1416 STAC 9200-32 pin configs for
1417 102801CE (Dell XPS M1710)
1418 102801CF (Dell Precision M90)
1419*/
1420static unsigned int dell9200_m23_pin_configs[8] = {
1421 0x40c003fa, 0x01441340, 0x0421421f, 0x90170310,
1422 0x408003fb, 0x04a1102e, 0x90170311, 0x403003fc,
1423};
1424
1425/*
1426 STAC 9200-32 pin configs for
1427 102801C9
1428 102801CA
1429 102801CB (Dell Latitude 120L)
1430 102801D3
1431*/
1432static unsigned int dell9200_m24_pin_configs[8] = {
af6c016e
TI		 1433 0x40c003fa, 0x404003fb, 0x0321121f, 0x90170310,
1434 0x408003fc, 0x03a11020, 0x401003fd, 0x403003fe,
dfe495d0
TI		 1435};
1436
1437/*
1438 STAC 9200-32 pin configs for
1439 102801BD (Dell Inspiron E1505n)
1440 102801EE
1441 102801EF
1442*/
1443static unsigned int dell9200_m25_pin_configs[8] = {
af6c016e
TI		 1444 0x40c003fa, 0x01441340, 0x0421121f, 0x90170310,
1445 0x408003fb, 0x04a11020, 0x401003fc, 0x403003fd,
dfe495d0
TI		 1446};
1447
1448/*
1449 STAC 9200-32 pin configs for
1450 102801F5 (Dell Inspiron 1501)
1451 102801F6
1452*/
1453static unsigned int dell9200_m26_pin_configs[8] = {
af6c016e
TI		 1454 0x40c003fa, 0x404003fb, 0x0421121f, 0x90170310,
1455 0x408003fc, 0x04a11020, 0x401003fd, 0x403003fe,
dfe495d0
TI		 1456};
1457
1458/*
1459 STAC 9200-32
1460 102801CD (Dell Inspiron E1705/9400)
1461*/
1462static unsigned int dell9200_m27_pin_configs[8] = {
af6c016e
TI		 1463 0x40c003fa, 0x01441340, 0x0421121f, 0x90170310,
1464 0x90170310, 0x04a11020, 0x90170310, 0x40f003fc,
dfe495d0
TI		 1465};
1466
bf277785
TD		 1467static unsigned int oqo9200_pin_configs[8] = {
1468 0x40c000f0, 0x404000f1, 0x0221121f, 0x02211210,
1469 0x90170111, 0x90a70120, 0x400000f2, 0x400000f3,
1470};
1471
dfe495d0 1472
f5fcc13c
TI		 1473static unsigned int *stac9200_brd_tbl[STAC_9200_MODELS] = {
1474 [STAC_REF] = ref9200_pin_configs,
bf277785 1475 [STAC_9200_OQO] = oqo9200_pin_configs,
dfe495d0
TI		 1476 [STAC_9200_DELL_D21] = dell9200_d21_pin_configs,
1477 [STAC_9200_DELL_D22] = dell9200_d22_pin_configs,
1478 [STAC_9200_DELL_D23] = dell9200_d23_pin_configs,
1479 [STAC_9200_DELL_M21] = dell9200_m21_pin_configs,
1480 [STAC_9200_DELL_M22] = dell9200_m22_pin_configs,
1481 [STAC_9200_DELL_M23] = dell9200_m23_pin_configs,
1482 [STAC_9200_DELL_M24] = dell9200_m24_pin_configs,
1483 [STAC_9200_DELL_M25] = dell9200_m25_pin_configs,
1484 [STAC_9200_DELL_M26] = dell9200_m26_pin_configs,
1485 [STAC_9200_DELL_M27] = dell9200_m27_pin_configs,
58eec423
MCC		 1486 [STAC_9200_M4] = gateway9200_m4_pin_configs,
1487 [STAC_9200_M4_2] = gateway9200_m4_2_pin_configs,
117f257d 1488 [STAC_9200_PANASONIC] = ref9200_pin_configs,
403d1944
MP		 1489};
1490
f5fcc13c
TI		 1491static const char *stac9200_models[STAC_9200_MODELS] = {
1492 [STAC_REF] = "ref",
bf277785 1493 [STAC_9200_OQO] = "oqo",
dfe495d0
TI		 1494 [STAC_9200_DELL_D21] = "dell-d21",
1495 [STAC_9200_DELL_D22] = "dell-d22",
1496 [STAC_9200_DELL_D23] = "dell-d23",
1497 [STAC_9200_DELL_M21] = "dell-m21",
1498 [STAC_9200_DELL_M22] = "dell-m22",
1499 [STAC_9200_DELL_M23] = "dell-m23",
1500 [STAC_9200_DELL_M24] = "dell-m24",
1501 [STAC_9200_DELL_M25] = "dell-m25",
1502 [STAC_9200_DELL_M26] = "dell-m26",
1503 [STAC_9200_DELL_M27] = "dell-m27",
58eec423
MCC		 1504 [STAC_9200_M4] = "gateway-m4",
1505 [STAC_9200_M4_2] = "gateway-m4-2",
117f257d 1506 [STAC_9200_PANASONIC] = "panasonic",
f5fcc13c
TI		 1507};
1508
1509static struct snd_pci_quirk stac9200_cfg_tbl[] = {
1510 /* SigmaTel reference board */
1511 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1512 "DFI LanParty", STAC_REF),
e7377071 1513 /* Dell laptops have BIOS problem */
dfe495d0
TI		 1514 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a8,
1515 "unknown Dell", STAC_9200_DELL_D21),
f5fcc13c 1516 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01b5,
dfe495d0
TI		 1517 "Dell Inspiron 630m", STAC_9200_DELL_M21),
1518 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01bd,
1519 "Dell Inspiron E1505n", STAC_9200_DELL_M25),
1520 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c0,
1521 "unknown Dell", STAC_9200_DELL_D22),
1522 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c1,
1523 "unknown Dell", STAC_9200_DELL_D22),
f5fcc13c 1524 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c2,
dfe495d0
TI		 1525 "Dell Latitude D620", STAC_9200_DELL_M22),
1526 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c5,
1527 "unknown Dell", STAC_9200_DELL_D23),
1528 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c7,
1529 "unknown Dell", STAC_9200_DELL_D23),
1530 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c8,
1531 "unknown Dell", STAC_9200_DELL_M22),
1532 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c9,
1533 "unknown Dell", STAC_9200_DELL_M24),
1534 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ca,
1535 "unknown Dell", STAC_9200_DELL_M24),
f5fcc13c 1536 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cb,
dfe495d0 1537 "Dell Latitude 120L", STAC_9200_DELL_M24),
877b866d 1538 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cc,
dfe495d0 1539 "Dell Latitude D820", STAC_9200_DELL_M22),
46f02ca3 1540 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cd,
dfe495d0 1541 "Dell Inspiron E1705/9400", STAC_9200_DELL_M27),
46f02ca3 1542 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ce,
dfe495d0 1543 "Dell XPS M1710", STAC_9200_DELL_M23),
f0f96745 1544 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cf,
dfe495d0
TI		 1545 "Dell Precision M90", STAC_9200_DELL_M23),
1546 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d3,
1547 "unknown Dell", STAC_9200_DELL_M22),
1548 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d4,
1549 "unknown Dell", STAC_9200_DELL_M22),
8286c53e 1550 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d6,
dfe495d0 1551 "unknown Dell", STAC_9200_DELL_M22),
49c605db 1552 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d8,
dfe495d0
TI		 1553 "Dell Inspiron 640m", STAC_9200_DELL_M21),
1554 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d9,
1555 "unknown Dell", STAC_9200_DELL_D23),
1556 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01da,
1557 "unknown Dell", STAC_9200_DELL_D23),
1558 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01de,
1559 "unknown Dell", STAC_9200_DELL_D21),
1560 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01e3,
1561 "unknown Dell", STAC_9200_DELL_D23),
1562 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01e8,
1563 "unknown Dell", STAC_9200_DELL_D21),
1564 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ee,
1565 "unknown Dell", STAC_9200_DELL_M25),
1566 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ef,
1567 "unknown Dell", STAC_9200_DELL_M25),
49c605db 1568 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f5,
dfe495d0
TI		 1569 "Dell Inspiron 1501", STAC_9200_DELL_M26),
1570 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f6,
1571 "unknown Dell", STAC_9200_DELL_M26),
49c605db 1572 /* Panasonic */
117f257d 1573 SND_PCI_QUIRK(0x10f7, 0x8338, "Panasonic CF-74", STAC_9200_PANASONIC),
1194b5b7 1574 /* Gateway machines needs EAPD to be set on resume */
58eec423
MCC		 1575 SND_PCI_QUIRK(0x107b, 0x0205, "Gateway S-7110M", STAC_9200_M4),
1576 SND_PCI_QUIRK(0x107b, 0x0317, "Gateway MT3423, MX341*", STAC_9200_M4_2),
1577 SND_PCI_QUIRK(0x107b, 0x0318, "Gateway ML3019, MT3707", STAC_9200_M4_2),
bf277785
TD		 1578 /* OQO Mobile */
1579 SND_PCI_QUIRK(0x1106, 0x3288, "OQO Model 2", STAC_9200_OQO),
403d1944
MP		 1580 {} /* terminator */
1581};
1582
8e21c34c
TD		 1583static unsigned int ref925x_pin_configs[8] = {
1584 0x40c003f0, 0x424503f2, 0x01813022, 0x02a19021,
09a99959 1585 0x90a70320, 0x02214210, 0x01019020, 0x9033032e,
8e21c34c
TD		 1586};
1587
9cb36c2a
MCC		 1588static unsigned int stac925xM1_pin_configs[8] = {
1589 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1590 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
8e21c34c
TD		 1591};
1592
9cb36c2a
MCC		 1593static unsigned int stac925xM1_2_pin_configs[8] = {
1594 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1595 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1596};
58eec423 1597
9cb36c2a
MCC		 1598static unsigned int stac925xM2_pin_configs[8] = {
1599 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1600 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
2c11f955
TD		 1601};
1602
8e21c34c 1603static unsigned int stac925xM2_2_pin_configs[8] = {
58eec423
MCC		 1604 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1605 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1606};
1607
9cb36c2a
MCC		 1608static unsigned int stac925xM3_pin_configs[8] = {
1609 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1610 0x40a000f0, 0x90100210, 0x400003f1, 0x503303f3,
1611};
58eec423 1612
9cb36c2a
MCC		 1613static unsigned int stac925xM5_pin_configs[8] = {
1614 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1615 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1616};
1617
9cb36c2a
MCC		 1618static unsigned int stac925xM6_pin_configs[8] = {
1619 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1620 0x40a000f0, 0x90100210, 0x400003f1, 0x90330320,
8e21c34c
TD		 1621};
1622
1623static unsigned int *stac925x_brd_tbl[STAC_925x_MODELS] = {
1624 [STAC_REF] = ref925x_pin_configs,
9cb36c2a
MCC		 1625 [STAC_M1] = stac925xM1_pin_configs,
1626 [STAC_M1_2] = stac925xM1_2_pin_configs,
1627 [STAC_M2] = stac925xM2_pin_configs,
8e21c34c 1628 [STAC_M2_2] = stac925xM2_2_pin_configs,
9cb36c2a
MCC		 1629 [STAC_M3] = stac925xM3_pin_configs,
1630 [STAC_M5] = stac925xM5_pin_configs,
1631 [STAC_M6] = stac925xM6_pin_configs,
8e21c34c
TD		 1632};
1633
1634static const char *stac925x_models[STAC_925x_MODELS] = {
1635 [STAC_REF] = "ref",
9cb36c2a
MCC		 1636 [STAC_M1] = "m1",
1637 [STAC_M1_2] = "m1-2",
1638 [STAC_M2] = "m2",
8e21c34c 1639 [STAC_M2_2] = "m2-2",
9cb36c2a
MCC		 1640 [STAC_M3] = "m3",
1641 [STAC_M5] = "m5",
1642 [STAC_M6] = "m6",
8e21c34c
TD		 1643};
1644
9cb36c2a 1645static struct snd_pci_quirk stac925x_codec_id_cfg_tbl[] = {
58eec423
MCC		 1646 SND_PCI_QUIRK(0x107b, 0x0316, "Gateway M255", STAC_M2),
1647 SND_PCI_QUIRK(0x107b, 0x0366, "Gateway MP6954", STAC_M5),
1648 SND_PCI_QUIRK(0x107b, 0x0461, "Gateway NX560XL", STAC_M1),
1649 SND_PCI_QUIRK(0x107b, 0x0681, "Gateway NX860", STAC_M2),
9cb36c2a 1650 SND_PCI_QUIRK(0x107b, 0x0367, "Gateway MX6453", STAC_M1_2),
9cb36c2a
MCC		 1651 /* Not sure about the brand name for those */
1652 SND_PCI_QUIRK(0x107b, 0x0281, "Gateway mobile", STAC_M1),
1653 SND_PCI_QUIRK(0x107b, 0x0507, "Gateway mobile", STAC_M3),
1654 SND_PCI_QUIRK(0x107b, 0x0281, "Gateway mobile", STAC_M6),
1655 SND_PCI_QUIRK(0x107b, 0x0685, "Gateway mobile", STAC_M2_2),
9cb36c2a 1656 {} /* terminator */
8e21c34c
TD		 1657};
1658
1659static struct snd_pci_quirk stac925x_cfg_tbl[] = {
1660 /* SigmaTel reference board */
1661 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668, "DFI LanParty", STAC_REF),
2c11f955 1662 SND_PCI_QUIRK(0x8384, 0x7632, "Stac9202 Reference Board", STAC_REF),
9cb36c2a
MCC		 1663
1664 /* Default table for unknown ID */
1665 SND_PCI_QUIRK(0x1002, 0x437b, "Gateway mobile", STAC_M2_2),
1666
8e21c34c
TD		 1667 {} /* terminator */
1668};
1669
a7662640 1670static unsigned int ref92hd73xx_pin_configs[13] = {
e1f0d669
MR		 1671 0x02214030, 0x02a19040, 0x01a19020, 0x02214030,
1672 0x0181302e, 0x01014010, 0x01014020, 0x01014030,
1673 0x02319040, 0x90a000f0, 0x90a000f0, 0x01452050,
a7662640
MR		 1674 0x01452050,
1675};
1676
1677static unsigned int dell_m6_pin_configs[13] = {
1678 0x0321101f, 0x4f00000f, 0x4f0000f0, 0x90170110,
7c2ba97b 1679 0x03a11020, 0x0321101f, 0x4f0000f0, 0x4f0000f0,
a7662640
MR		 1680 0x4f0000f0, 0x90a60160, 0x4f0000f0, 0x4f0000f0,
1681 0x4f0000f0,
e1f0d669
MR		 1682};
1683
1684static unsigned int *stac92hd73xx_brd_tbl[STAC_92HD73XX_MODELS] = {
a7662640 1685 [STAC_92HD73XX_REF] = ref92hd73xx_pin_configs,
661cd8fb
TI		 1686 [STAC_DELL_M6_AMIC] = dell_m6_pin_configs,
1687 [STAC_DELL_M6_DMIC] = dell_m6_pin_configs,
1688 [STAC_DELL_M6_BOTH] = dell_m6_pin_configs,
6b3ab21e 1689 [STAC_DELL_EQ] = dell_m6_pin_configs,
e1f0d669
MR		 1690};
1691
1692static const char *stac92hd73xx_models[STAC_92HD73XX_MODELS] = {
9e43f0de 1693 [STAC_92HD73XX_NO_JD] = "no-jd",
e1f0d669 1694 [STAC_92HD73XX_REF] = "ref",
661cd8fb
TI		 1695 [STAC_DELL_M6_AMIC] = "dell-m6-amic",
1696 [STAC_DELL_M6_DMIC] = "dell-m6-dmic",
1697 [STAC_DELL_M6_BOTH] = "dell-m6",
6b3ab21e 1698 [STAC_DELL_EQ] = "dell-eq",
e1f0d669
MR		 1699};
1700
1701static struct snd_pci_quirk stac92hd73xx_cfg_tbl[] = {
1702 /* SigmaTel reference board */
1703 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
a7662640
MR		 1704 "DFI LanParty", STAC_92HD73XX_REF),
1705 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0254,
661cd8fb 1706 "Dell Studio 1535", STAC_DELL_M6_DMIC),
a7662640 1707 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0255,
661cd8fb 1708 "unknown Dell", STAC_DELL_M6_DMIC),
a7662640 1709 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0256,
661cd8fb 1710 "unknown Dell", STAC_DELL_M6_BOTH),
a7662640 1711 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0257,
661cd8fb 1712 "unknown Dell", STAC_DELL_M6_BOTH),
a7662640 1713 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x025e,
661cd8fb 1714 "unknown Dell", STAC_DELL_M6_AMIC),
a7662640 1715 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x025f,
661cd8fb 1716 "unknown Dell", STAC_DELL_M6_AMIC),
a7662640 1717 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0271,
661cd8fb
TI		 1718 "unknown Dell", STAC_DELL_M6_DMIC),
1719 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0272,
1720 "unknown Dell", STAC_DELL_M6_DMIC),
b0fc5e04 1721 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x029f,
661cd8fb 1722 "Dell Studio 1537", STAC_DELL_M6_DMIC),
fa620e97
JS		 1723 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02a0,
1724 "Dell Studio 17", STAC_DELL_M6_DMIC),
e1f0d669
MR		 1725 {} /* terminator */
1726};
1727
d0513fc6
MR		 1728static unsigned int ref92hd83xxx_pin_configs[14] = {
1729 0x02214030, 0x02211010, 0x02a19020, 0x02170130,
1730 0x01014050, 0x01819040, 0x01014020, 0x90a3014e,
1731 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x40f000f0,
1732 0x01451160, 0x98560170,
1733};
1734
1735static unsigned int *stac92hd83xxx_brd_tbl[STAC_92HD83XXX_MODELS] = {
1736 [STAC_92HD83XXX_REF] = ref92hd83xxx_pin_configs,
1737};
1738
1739static const char *stac92hd83xxx_models[STAC_92HD83XXX_MODELS] = {
1740 [STAC_92HD83XXX_REF] = "ref",
1741};
1742
1743static struct snd_pci_quirk stac92hd83xxx_cfg_tbl[] = {
1744 /* SigmaTel reference board */
1745 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
f9d088b2 1746 "DFI LanParty", STAC_92HD83XXX_REF),
574f3c4f 1747 {} /* terminator */
d0513fc6
MR		 1748};
1749
0ffa9807 1750static unsigned int ref92hd71bxx_pin_configs[11] = {
e035b841 1751 0x02214030, 0x02a19040, 0x01a19020, 0x01014010,
4b33c767 1752 0x0181302e, 0x01014010, 0x01019020, 0x90a000f0,
0ffa9807 1753 0x90a000f0, 0x01452050, 0x01452050,
e035b841
MR		 1754};
1755
0ffa9807 1756static unsigned int dell_m4_1_pin_configs[11] = {
a7662640 1757 0x0421101f, 0x04a11221, 0x40f000f0, 0x90170110,
07bcb316 1758 0x23a1902e, 0x23014250, 0x40f000f0, 0x90a000f0,
0ffa9807 1759 0x40f000f0, 0x4f0000f0, 0x4f0000f0,
a7662640
MR		 1760};
1761
0ffa9807 1762static unsigned int dell_m4_2_pin_configs[11] = {
a7662640
MR		 1763 0x0421101f, 0x04a11221, 0x90a70330, 0x90170110,
1764 0x23a1902e, 0x23014250, 0x40f000f0, 0x40f000f0,
0ffa9807 1765 0x40f000f0, 0x044413b0, 0x044413b0,
a7662640
MR		 1766};
1767
3a7abfd2
MR		 1768static unsigned int dell_m4_3_pin_configs[11] = {
1769 0x0421101f, 0x04a11221, 0x90a70330, 0x90170110,
1770 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x90a000f0,
1771 0x40f000f0, 0x044413b0, 0x044413b0,
1772};
1773
e035b841
MR		 1774static unsigned int *stac92hd71bxx_brd_tbl[STAC_92HD71BXX_MODELS] = {
1775 [STAC_92HD71BXX_REF] = ref92hd71bxx_pin_configs,
a7662640
MR		 1776 [STAC_DELL_M4_1] = dell_m4_1_pin_configs,
1777 [STAC_DELL_M4_2] = dell_m4_2_pin_configs,
3a7abfd2 1778 [STAC_DELL_M4_3] = dell_m4_3_pin_configs,
6a14f585 1779 [STAC_HP_M4] = NULL,
1b0652eb 1780 [STAC_HP_DV5] = NULL,
e035b841
MR		 1781};
1782
1783static const char *stac92hd71bxx_models[STAC_92HD71BXX_MODELS] = {
1784 [STAC_92HD71BXX_REF] = "ref",
a7662640
MR		 1785 [STAC_DELL_M4_1] = "dell-m4-1",
1786 [STAC_DELL_M4_2] = "dell-m4-2",
3a7abfd2 1787 [STAC_DELL_M4_3] = "dell-m4-3",
6a14f585 1788 [STAC_HP_M4] = "hp-m4",
1b0652eb 1789 [STAC_HP_DV5] = "hp-dv5",
e035b841
MR		 1790};
1791
1792static struct snd_pci_quirk stac92hd71bxx_cfg_tbl[] = {
1793 /* SigmaTel reference board */
1794 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1795 "DFI LanParty", STAC_92HD71BXX_REF),
80bf2724
TI		 1796 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30f2,
1797 "HP dv5", STAC_HP_M4),
1798 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30f4,
1799 "HP dv7", STAC_HP_M4),
e0c0e943
TI		 1800 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30f7,
1801 "HP dv4", STAC_HP_DV5),
69dfaefe
TI		 1802 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30fc,
1803 "HP dv7", STAC_HP_M4),
dafb70ce 1804 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3603,
1b0652eb 1805 "HP dv5", STAC_HP_DV5),
9a9e2359
MR		 1806 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x361a,
1807 "unknown HP", STAC_HP_M4),
a7662640
MR		 1808 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0233,
1809 "unknown Dell", STAC_DELL_M4_1),
1810 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0234,
1811 "unknown Dell", STAC_DELL_M4_1),
1812 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0250,
1813 "unknown Dell", STAC_DELL_M4_1),
1814 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x024f,
1815 "unknown Dell", STAC_DELL_M4_1),
1816 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x024d,
1817 "unknown Dell", STAC_DELL_M4_1),
1818 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0251,
1819 "unknown Dell", STAC_DELL_M4_1),
1820 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0277,
1821 "unknown Dell", STAC_DELL_M4_1),
1822 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0263,
1823 "unknown Dell", STAC_DELL_M4_2),
1824 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0265,
1825 "unknown Dell", STAC_DELL_M4_2),
1826 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0262,
1827 "unknown Dell", STAC_DELL_M4_2),
1828 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0264,
1829 "unknown Dell", STAC_DELL_M4_2),
3a7abfd2
MR		 1830 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02aa,
1831 "unknown Dell", STAC_DELL_M4_3),
e035b841
MR		 1832 {} /* terminator */
1833};
1834
403d1944
MP		 1835static unsigned int ref922x_pin_configs[10] = {
1836 0x01014010, 0x01016011, 0x01012012, 0x0221401f,
1837 0x01813122, 0x01011014, 0x01441030, 0x01c41030,
2f2f4251
M		 1838 0x40000100, 0x40000100,
1839};
1840
dfe495d0
TI		 1841/*
1842 STAC 922X pin configs for
1843 102801A7
1844 102801AB
1845 102801A9
1846 102801D1
1847 102801D2
1848*/
1849static unsigned int dell_922x_d81_pin_configs[10] = {
1850 0x02214030, 0x01a19021, 0x01111012, 0x01114010,
1851 0x02a19020, 0x01117011, 0x400001f0, 0x400001f1,
1852 0x01813122, 0x400001f2,
1853};
1854
1855/*
1856 STAC 922X pin configs for
1857 102801AC
1858 102801D0
1859*/
1860static unsigned int dell_922x_d82_pin_configs[10] = {
1861 0x02214030, 0x01a19021, 0x01111012, 0x01114010,
1862 0x02a19020, 0x01117011, 0x01451140, 0x400001f0,
1863 0x01813122, 0x400001f1,
1864};
1865
1866/*
1867 STAC 922X pin configs for
1868 102801BF
1869*/
1870static unsigned int dell_922x_m81_pin_configs[10] = {
1871 0x0321101f, 0x01112024, 0x01111222, 0x91174220,
1872 0x03a11050, 0x01116221, 0x90a70330, 0x01452340,
1873 0x40C003f1, 0x405003f0,
1874};
1875
1876/*
1877 STAC 9221 A1 pin configs for
1878 102801D7 (Dell XPS M1210)
1879*/
1880static unsigned int dell_922x_m82_pin_configs[10] = {
7f9310c1
JZ		 1881 0x02211211, 0x408103ff, 0x02a1123e, 0x90100310,
1882 0x408003f1, 0x0221121f, 0x03451340, 0x40c003f2,
dfe495d0
TI		 1883 0x508003f3, 0x405003f4,
1884};
1885
403d1944 1886static unsigned int d945gtp3_pin_configs[10] = {
869264c4 1887 0x0221401f, 0x01a19022, 0x01813021, 0x01014010,
403d1944
MP		 1888 0x40000100, 0x40000100, 0x40000100, 0x40000100,
1889 0x02a19120, 0x40000100,
1890};
1891
1892static unsigned int d945gtp5_pin_configs[10] = {
869264c4
MP		 1893 0x0221401f, 0x01011012, 0x01813024, 0x01014010,
1894 0x01a19021, 0x01016011, 0x01452130, 0x40000100,
403d1944
MP		 1895 0x02a19320, 0x40000100,
1896};
1897
5d5d3bc3
IZ		 1898static unsigned int intel_mac_v1_pin_configs[10] = {
1899 0x0121e21f, 0x400000ff, 0x9017e110, 0x400000fd,
1900 0x400000fe, 0x0181e020, 0x1145e030, 0x11c5e240,
1901 0x400000fc, 0x400000fb,
1902};
1903
1904static unsigned int intel_mac_v2_pin_configs[10] = {
1905 0x0121e21f, 0x90a7012e, 0x9017e110, 0x400000fd,
1906 0x400000fe, 0x0181e020, 0x1145e230, 0x500000fa,
1907 0x400000fc, 0x400000fb,
6f0778d8
NB		 1908};
1909
5d5d3bc3
IZ		 1910static unsigned int intel_mac_v3_pin_configs[10] = {
1911 0x0121e21f, 0x90a7012e, 0x9017e110, 0x400000fd,
1912 0x400000fe, 0x0181e020, 0x1145e230, 0x11c5e240,
3fc24d85
TI		 1913 0x400000fc, 0x400000fb,
1914};
1915
5d5d3bc3
IZ		 1916static unsigned int intel_mac_v4_pin_configs[10] = {
1917 0x0321e21f, 0x03a1e02e, 0x9017e110, 0x9017e11f,
1918 0x400000fe, 0x0381e020, 0x1345e230, 0x13c5e240,
f16928fb
SF		 1919 0x400000fc, 0x400000fb,
1920};
1921
5d5d3bc3
IZ		 1922static unsigned int intel_mac_v5_pin_configs[10] = {
1923 0x0321e21f, 0x03a1e02e, 0x9017e110, 0x9017e11f,
1924 0x400000fe, 0x0381e020, 0x1345e230, 0x13c5e240,
1925 0x400000fc, 0x400000fb,
0dae0f83
TI		 1926};
1927
8c650087
MCC		 1928static unsigned int ecs202_pin_configs[10] = {
1929 0x0221401f, 0x02a19020, 0x01a19020, 0x01114010,
1930 0x408000f0, 0x01813022, 0x074510a0, 0x40c400f1,
1931 0x9037012e, 0x40e000f2,
1932};
76c08828 1933
19039bd0 1934static unsigned int *stac922x_brd_tbl[STAC_922X_MODELS] = {
f5fcc13c 1935 [STAC_D945_REF] = ref922x_pin_configs,
19039bd0
TI		 1936 [STAC_D945GTP3] = d945gtp3_pin_configs,
1937 [STAC_D945GTP5] = d945gtp5_pin_configs,
5d5d3bc3
IZ		 1938 [STAC_INTEL_MAC_V1] = intel_mac_v1_pin_configs,
1939 [STAC_INTEL_MAC_V2] = intel_mac_v2_pin_configs,
1940 [STAC_INTEL_MAC_V3] = intel_mac_v3_pin_configs,
1941 [STAC_INTEL_MAC_V4] = intel_mac_v4_pin_configs,
1942 [STAC_INTEL_MAC_V5] = intel_mac_v5_pin_configs,
536319af 1943 [STAC_INTEL_MAC_AUTO] = intel_mac_v3_pin_configs,
dfe495d0 1944 /* for backward compatibility */
5d5d3bc3
IZ		 1945 [STAC_MACMINI] = intel_mac_v3_pin_configs,
1946 [STAC_MACBOOK] = intel_mac_v5_pin_configs,
1947 [STAC_MACBOOK_PRO_V1] = intel_mac_v3_pin_configs,
1948 [STAC_MACBOOK_PRO_V2] = intel_mac_v3_pin_configs,
1949 [STAC_IMAC_INTEL] = intel_mac_v2_pin_configs,
1950 [STAC_IMAC_INTEL_20] = intel_mac_v3_pin_configs,
8c650087 1951 [STAC_ECS_202] = ecs202_pin_configs,
dfe495d0
TI		 1952 [STAC_922X_DELL_D81] = dell_922x_d81_pin_configs,
1953 [STAC_922X_DELL_D82] = dell_922x_d82_pin_configs,
1954 [STAC_922X_DELL_M81] = dell_922x_m81_pin_configs,
1955 [STAC_922X_DELL_M82] = dell_922x_m82_pin_configs,
403d1944
MP		 1956};
1957
f5fcc13c
TI		 1958static const char *stac922x_models[STAC_922X_MODELS] = {
1959 [STAC_D945_REF] = "ref",
1960 [STAC_D945GTP5] = "5stack",
1961 [STAC_D945GTP3] = "3stack",
5d5d3bc3
IZ		 1962 [STAC_INTEL_MAC_V1] = "intel-mac-v1",
1963 [STAC_INTEL_MAC_V2] = "intel-mac-v2",
1964 [STAC_INTEL_MAC_V3] = "intel-mac-v3",
1965 [STAC_INTEL_MAC_V4] = "intel-mac-v4",
1966 [STAC_INTEL_MAC_V5] = "intel-mac-v5",
536319af 1967 [STAC_INTEL_MAC_AUTO] = "intel-mac-auto",
dfe495d0 1968 /* for backward compatibility */
f5fcc13c 1969 [STAC_MACMINI] = "macmini",
3fc24d85 1970 [STAC_MACBOOK] = "macbook",
6f0778d8
NB		 1971 [STAC_MACBOOK_PRO_V1] = "macbook-pro-v1",
1972 [STAC_MACBOOK_PRO_V2] = "macbook-pro",
f16928fb 1973 [STAC_IMAC_INTEL] = "imac-intel",
0dae0f83 1974 [STAC_IMAC_INTEL_20] = "imac-intel-20",
8c650087 1975 [STAC_ECS_202] = "ecs202",
dfe495d0
TI		 1976 [STAC_922X_DELL_D81] = "dell-d81",
1977 [STAC_922X_DELL_D82] = "dell-d82",
1978 [STAC_922X_DELL_M81] = "dell-m81",
1979 [STAC_922X_DELL_M82] = "dell-m82",
f5fcc13c
TI		 1980};
1981
1982static struct snd_pci_quirk stac922x_cfg_tbl[] = {
1983 /* SigmaTel reference board */
1984 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1985 "DFI LanParty", STAC_D945_REF),
1986 /* Intel 945G based systems */
1987 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0101,
1988 "Intel D945G", STAC_D945GTP3),
1989 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0202,
1990 "Intel D945G", STAC_D945GTP3),
1991 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0606,
1992 "Intel D945G", STAC_D945GTP3),
1993 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0601,
1994 "Intel D945G", STAC_D945GTP3),
1995 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0111,
1996 "Intel D945G", STAC_D945GTP3),
1997 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1115,
1998 "Intel D945G", STAC_D945GTP3),
1999 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1116,
2000 "Intel D945G", STAC_D945GTP3),
2001 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1117,
2002 "Intel D945G", STAC_D945GTP3),
2003 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1118,
2004 "Intel D945G", STAC_D945GTP3),
2005 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1119,
2006 "Intel D945G", STAC_D945GTP3),
2007 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x8826,
2008 "Intel D945G", STAC_D945GTP3),
2009 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5049,
2010 "Intel D945G", STAC_D945GTP3),
2011 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5055,
2012 "Intel D945G", STAC_D945GTP3),
2013 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5048,
2014 "Intel D945G", STAC_D945GTP3),
2015 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0110,
2016 "Intel D945G", STAC_D945GTP3),
2017 /* Intel D945G 5-stack systems */
2018 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0404,
2019 "Intel D945G", STAC_D945GTP5),
2020 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0303,
2021 "Intel D945G", STAC_D945GTP5),
2022 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0013,
2023 "Intel D945G", STAC_D945GTP5),
2024 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0417,
2025 "Intel D945G", STAC_D945GTP5),
2026 /* Intel 945P based systems */
2027 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0b0b,
2028 "Intel D945P", STAC_D945GTP3),
2029 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0112,
2030 "Intel D945P", STAC_D945GTP3),
2031 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0d0d,
2032 "Intel D945P", STAC_D945GTP3),
2033 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0909,
2034 "Intel D945P", STAC_D945GTP3),
2035 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0505,
2036 "Intel D945P", STAC_D945GTP3),
2037 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0707,
2038 "Intel D945P", STAC_D945GTP5),
2039 /* other systems */
536319af 2040 /* Apple Intel Mac (Mac Mini, MacBook, MacBook Pro...) */
f5fcc13c 2041 SND_PCI_QUIRK(0x8384, 0x7680,
536319af 2042 "Mac", STAC_INTEL_MAC_AUTO),
dfe495d0
TI		 2043 /* Dell systems */
2044 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a7,
2045 "unknown Dell", STAC_922X_DELL_D81),
2046 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a9,
2047 "unknown Dell", STAC_922X_DELL_D81),
2048 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ab,
2049 "unknown Dell", STAC_922X_DELL_D81),
2050 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ac,
2051 "unknown Dell", STAC_922X_DELL_D82),
2052 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01bf,
2053 "unknown Dell", STAC_922X_DELL_M81),
2054 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d0,
2055 "unknown Dell", STAC_922X_DELL_D82),
2056 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d1,
2057 "unknown Dell", STAC_922X_DELL_D81),
2058 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d2,
2059 "unknown Dell", STAC_922X_DELL_D81),
2060 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d7,
2061 "Dell XPS M1210", STAC_922X_DELL_M82),
8c650087
MCC		 2062 /* ECS/PC Chips boards */
2063 SND_PCI_QUIRK(0x1019, 0x2144,
2064 "ECS/PC chips", STAC_ECS_202),
2065 SND_PCI_QUIRK(0x1019, 0x2608,
2066 "ECS/PC chips", STAC_ECS_202),
2067 SND_PCI_QUIRK(0x1019, 0x2633,
2068 "ECS/PC chips P17G/1333", STAC_ECS_202),
2069 SND_PCI_QUIRK(0x1019, 0x2811,
2070 "ECS/PC chips", STAC_ECS_202),
2071 SND_PCI_QUIRK(0x1019, 0x2812,
2072 "ECS/PC chips", STAC_ECS_202),
2073 SND_PCI_QUIRK(0x1019, 0x2813,
2074 "ECS/PC chips", STAC_ECS_202),
2075 SND_PCI_QUIRK(0x1019, 0x2814,
2076 "ECS/PC chips", STAC_ECS_202),
2077 SND_PCI_QUIRK(0x1019, 0x2815,
2078 "ECS/PC chips", STAC_ECS_202),
2079 SND_PCI_QUIRK(0x1019, 0x2816,
2080 "ECS/PC chips", STAC_ECS_202),
2081 SND_PCI_QUIRK(0x1019, 0x2817,
2082 "ECS/PC chips", STAC_ECS_202),
2083 SND_PCI_QUIRK(0x1019, 0x2818,
2084 "ECS/PC chips", STAC_ECS_202),
2085 SND_PCI_QUIRK(0x1019, 0x2819,
2086 "ECS/PC chips", STAC_ECS_202),
2087 SND_PCI_QUIRK(0x1019, 0x2820,
2088 "ECS/PC chips", STAC_ECS_202),
403d1944
MP		 2089 {} /* terminator */
2090};
2091
3cc08dc6 2092static unsigned int ref927x_pin_configs[14] = {
93ed1503
TD		 2093 0x02214020, 0x02a19080, 0x0181304e, 0x01014010,
2094 0x01a19040, 0x01011012, 0x01016011, 0x0101201f,
2095 0x183301f0, 0x18a001f0, 0x18a001f0, 0x01442070,
2096 0x01c42190, 0x40000100,
3cc08dc6
MP		 2097};
2098
93ed1503 2099static unsigned int d965_3st_pin_configs[14] = {
81d3dbde
TD		 2100 0x0221401f, 0x02a19120, 0x40000100, 0x01014011,
2101 0x01a19021, 0x01813024, 0x40000100, 0x40000100,
2102 0x40000100, 0x40000100, 0x40000100, 0x40000100,
2103 0x40000100, 0x40000100
2104};
2105
93ed1503
TD		 2106static unsigned int d965_5st_pin_configs[14] = {
2107 0x02214020, 0x02a19080, 0x0181304e, 0x01014010,
2108 0x01a19040, 0x01011012, 0x01016011, 0x40000100,
2109 0x40000100, 0x40000100, 0x40000100, 0x01442070,
2110 0x40000100, 0x40000100
2111};
2112
4ff076e5
TD		 2113static unsigned int dell_3st_pin_configs[14] = {
2114 0x02211230, 0x02a11220, 0x01a19040, 0x01114210,
2115 0x01111212, 0x01116211, 0x01813050, 0x01112214,
8e9068b1 2116 0x403003fa, 0x90a60040, 0x90a60040, 0x404003fb,
4ff076e5
TD		 2117 0x40c003fc, 0x40000100
2118};
2119
93ed1503 2120static unsigned int *stac927x_brd_tbl[STAC_927X_MODELS] = {
e28d8322 2121 [STAC_D965_REF_NO_JD] = ref927x_pin_configs,
8e9068b1
MR		 2122 [STAC_D965_REF] = ref927x_pin_configs,
2123 [STAC_D965_3ST] = d965_3st_pin_configs,
2124 [STAC_D965_5ST] = d965_5st_pin_configs,
2125 [STAC_DELL_3ST] = dell_3st_pin_configs,
2126 [STAC_DELL_BIOS] = NULL,
3cc08dc6
MP		 2127};
2128
f5fcc13c 2129static const char *stac927x_models[STAC_927X_MODELS] = {
e28d8322 2130 [STAC_D965_REF_NO_JD] = "ref-no-jd",
8e9068b1
MR		 2131 [STAC_D965_REF] = "ref",
2132 [STAC_D965_3ST] = "3stack",
2133 [STAC_D965_5ST] = "5stack",
2134 [STAC_DELL_3ST] = "dell-3stack",
2135 [STAC_DELL_BIOS] = "dell-bios",
f5fcc13c
TI		 2136};
2137
2138static struct snd_pci_quirk stac927x_cfg_tbl[] = {
2139 /* SigmaTel reference board */
2140 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2141 "DFI LanParty", STAC_D965_REF),
81d3dbde 2142 /* Intel 946 based systems */
f5fcc13c
TI		 2143 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x3d01, "Intel D946", STAC_D965_3ST),
2144 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0xa301, "Intel D946", STAC_D965_3ST),
93ed1503 2145 /* 965 based 3 stack systems */
f5fcc13c
TI		 2146 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2116, "Intel D965", STAC_D965_3ST),
2147 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2115, "Intel D965", STAC_D965_3ST),
2148 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2114, "Intel D965", STAC_D965_3ST),
2149 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2113, "Intel D965", STAC_D965_3ST),
2150 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2112, "Intel D965", STAC_D965_3ST),
2151 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2111, "Intel D965", STAC_D965_3ST),
2152 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2110, "Intel D965", STAC_D965_3ST),
2153 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2009, "Intel D965", STAC_D965_3ST),
2154 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2008, "Intel D965", STAC_D965_3ST),
2155 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2007, "Intel D965", STAC_D965_3ST),
2156 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2006, "Intel D965", STAC_D965_3ST),
2157 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2005, "Intel D965", STAC_D965_3ST),
2158 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2004, "Intel D965", STAC_D965_3ST),
2159 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2003, "Intel D965", STAC_D965_3ST),
2160 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2002, "Intel D965", STAC_D965_3ST),
2161 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2001, "Intel D965", STAC_D965_3ST),
4ff076e5 2162 /* Dell 3 stack systems */
8e9068b1 2163 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f7, "Dell XPS M1730", STAC_DELL_3ST),
dfe495d0 2164 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01dd, "Dell Dimension E520", STAC_DELL_3ST),
4ff076e5
TD		 2165 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ed, "Dell ", STAC_DELL_3ST),
2166 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f4, "Dell ", STAC_DELL_3ST),
8e9068b1 2167 /* Dell 3 stack systems with verb table in BIOS */
2f32d909
MR		 2168 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f3, "Dell Inspiron 1420", STAC_DELL_BIOS),
2169 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0227, "Dell Vostro 1400 ", STAC_DELL_BIOS),
8e9068b1 2170 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x022e, "Dell ", STAC_DELL_BIOS),
24918b61 2171 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x022f, "Dell Inspiron 1525", STAC_DELL_3ST),
8e9068b1
MR		 2172 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0242, "Dell ", STAC_DELL_BIOS),
2173 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0243, "Dell ", STAC_DELL_BIOS),
2174 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02ff, "Dell ", STAC_DELL_BIOS),
2175 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0209, "Dell XPS 1330", STAC_DELL_BIOS),
93ed1503 2176 /* 965 based 5 stack systems */
f5fcc13c
TI		 2177 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2301, "Intel D965", STAC_D965_5ST),
2178 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2302, "Intel D965", STAC_D965_5ST),
2179 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2303, "Intel D965", STAC_D965_5ST),
2180 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2304, "Intel D965", STAC_D965_5ST),
2181 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2305, "Intel D965", STAC_D965_5ST),
2182 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2501, "Intel D965", STAC_D965_5ST),
2183 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2502, "Intel D965", STAC_D965_5ST),
2184 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2503, "Intel D965", STAC_D965_5ST),
2185 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2504, "Intel D965", STAC_D965_5ST),
3cc08dc6
MP		 2186 {} /* terminator */
2187};
2188
f3302a59
MP		 2189static unsigned int ref9205_pin_configs[12] = {
2190 0x40000100, 0x40000100, 0x01016011, 0x01014010,
09a99959 2191 0x01813122, 0x01a19021, 0x01019020, 0x40000100,
8b65727b 2192 0x90a000f0, 0x90a000f0, 0x01441030, 0x01c41030
f3302a59
MP		 2193};
2194
dfe495d0
TI		 2195/*
2196 STAC 9205 pin configs for
2197 102801F1
2198 102801F2
2199 102801FC
2200 102801FD
2201 10280204
2202 1028021F
3fa2ef74 2203 10280228 (Dell Vostro 1500)
dfe495d0
TI		 2204*/
2205static unsigned int dell_9205_m42_pin_configs[12] = {
2206 0x0321101F, 0x03A11020, 0x400003FA, 0x90170310,
2207 0x400003FB, 0x400003FC, 0x400003FD, 0x40F000F9,
2208 0x90A60330, 0x400003FF, 0x0144131F, 0x40C003FE,
2209};
2210
2211/*
2212 STAC 9205 pin configs for
2213 102801F9
2214 102801FA
2215 102801FE
2216 102801FF (Dell Precision M4300)
2217 10280206
2218 10280200
2219 10280201
2220*/
2221static unsigned int dell_9205_m43_pin_configs[12] = {
ae0a8ed8
TD		 2222 0x0321101f, 0x03a11020, 0x90a70330, 0x90170310,
2223 0x400000fe, 0x400000ff, 0x400000fd, 0x40f000f9,
2224 0x400000fa, 0x400000fc, 0x0144131f, 0x40c003f8,
2225};
2226
dfe495d0 2227static unsigned int dell_9205_m44_pin_configs[12] = {
ae0a8ed8
TD		 2228 0x0421101f, 0x04a11020, 0x400003fa, 0x90170310,
2229 0x400003fb, 0x400003fc, 0x400003fd, 0x400003f9,
2230 0x90a60330, 0x400003ff, 0x01441340, 0x40c003fe,
2231};
2232
f5fcc13c 2233static unsigned int *stac9205_brd_tbl[STAC_9205_MODELS] = {
ae0a8ed8 2234 [STAC_9205_REF] = ref9205_pin_configs,
dfe495d0
TI		 2235 [STAC_9205_DELL_M42] = dell_9205_m42_pin_configs,
2236 [STAC_9205_DELL_M43] = dell_9205_m43_pin_configs,
2237 [STAC_9205_DELL_M44] = dell_9205_m44_pin_configs,
f3302a59
MP		 2238};
2239
f5fcc13c
TI		 2240static const char *stac9205_models[STAC_9205_MODELS] = {
2241 [STAC_9205_REF] = "ref",
dfe495d0 2242 [STAC_9205_DELL_M42] = "dell-m42",
ae0a8ed8
TD		 2243 [STAC_9205_DELL_M43] = "dell-m43",
2244 [STAC_9205_DELL_M44] = "dell-m44",
f5fcc13c
TI		 2245};
2246
2247static struct snd_pci_quirk stac9205_cfg_tbl[] = {
2248 /* SigmaTel reference board */
2249 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2250 "DFI LanParty", STAC_9205_REF),
dfe495d0
TI		 2251 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f1,
2252 "unknown Dell", STAC_9205_DELL_M42),
2253 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f2,
2254 "unknown Dell", STAC_9205_DELL_M42),
ae0a8ed8 2255 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f8,
b44ef2f1 2256 "Dell Precision", STAC_9205_DELL_M43),
ae0a8ed8
TD		 2257 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f9,
2258 "Dell Precision", STAC_9205_DELL_M43),
2259 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fa,
2260 "Dell Precision", STAC_9205_DELL_M43),
dfe495d0
TI		 2261 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fc,
2262 "unknown Dell", STAC_9205_DELL_M42),
2263 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fd,
2264 "unknown Dell", STAC_9205_DELL_M42),
ae0a8ed8
TD		 2265 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fe,
2266 "Dell Precision", STAC_9205_DELL_M43),
2267 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ff,
dfe495d0 2268 "Dell Precision M4300", STAC_9205_DELL_M43),
dfe495d0
TI		 2269 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0204,
2270 "unknown Dell", STAC_9205_DELL_M42),
4549915c
TI		 2271 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0206,
2272 "Dell Precision", STAC_9205_DELL_M43),
2273 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021b,
2274 "Dell Precision", STAC_9205_DELL_M43),
2275 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021c,
2276 "Dell Precision", STAC_9205_DELL_M43),
ae0a8ed8
TD		 2277 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021f,
2278 "Dell Inspiron", STAC_9205_DELL_M44),
3fa2ef74
MR		 2279 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0228,
2280 "Dell Vostro 1500", STAC_9205_DELL_M42),
f3302a59
MP		 2281 {} /* terminator */
2282};
2283
11b44bbd
RF		 2284static int stac92xx_save_bios_config_regs(struct hda_codec *codec)
2285{
2286 int i;
2287 struct sigmatel_spec *spec = codec->spec;
2288
af9f341a
TI		 2289 kfree(spec->pin_configs);
2290 spec->pin_configs = kcalloc(spec->num_pins, sizeof(*spec->pin_configs),
2291 GFP_KERNEL);
2292 if (!spec->pin_configs)
2293 return -ENOMEM;
11b44bbd
RF		 2294
2295 for (i = 0; i < spec->num_pins; i++) {
2296 hda_nid_t nid = spec->pin_nids[i];
2297 unsigned int pin_cfg;
2298
2299 pin_cfg = snd_hda_codec_read(codec, nid, 0,
2300 AC_VERB_GET_CONFIG_DEFAULT, 0x00);
2301 snd_printdd(KERN_INFO "hda_codec: pin nid %2.2x bios pin config %8.8x\n",
2302 nid, pin_cfg);
af9f341a 2303 spec->pin_configs[i] = pin_cfg;
11b44bbd
RF		 2304 }
2305
2306 return 0;
2307}
2308
87d48363
MR		 2309static void stac92xx_set_config_reg(struct hda_codec *codec,
2310 hda_nid_t pin_nid, unsigned int pin_config)
2311{
2312 int i;
2313 snd_hda_codec_write(codec, pin_nid, 0,
2314 AC_VERB_SET_CONFIG_DEFAULT_BYTES_0,
2315 pin_config & 0x000000ff);
2316 snd_hda_codec_write(codec, pin_nid, 0,
2317 AC_VERB_SET_CONFIG_DEFAULT_BYTES_1,
2318 (pin_config & 0x0000ff00) >> 8);
2319 snd_hda_codec_write(codec, pin_nid, 0,
2320 AC_VERB_SET_CONFIG_DEFAULT_BYTES_2,
2321 (pin_config & 0x00ff0000) >> 16);
2322 snd_hda_codec_write(codec, pin_nid, 0,
2323 AC_VERB_SET_CONFIG_DEFAULT_BYTES_3,
2324 pin_config >> 24);
2325 i = snd_hda_codec_read(codec, pin_nid, 0,
2326 AC_VERB_GET_CONFIG_DEFAULT,
2327 0x00);
2328 snd_printdd(KERN_INFO "hda_codec: pin nid %2.2x pin config %8.8x\n",
2329 pin_nid, i);
2330}
2331
2f2f4251
M		 2332static void stac92xx_set_config_regs(struct hda_codec *codec)
2333{
2334 int i;
2335 struct sigmatel_spec *spec = codec->spec;
2f2f4251 2336
87d48363
MR		 2337 if (!spec->pin_configs)
2338 return;
11b44bbd 2339
87d48363
MR		 2340 for (i = 0; i < spec->num_pins; i++)
2341 stac92xx_set_config_reg(codec, spec->pin_nids[i],
2342 spec->pin_configs[i]);
2f2f4251 2343}
2f2f4251 2344
af9f341a
TI		 2345static int stac_save_pin_cfgs(struct hda_codec *codec, unsigned int *pins)
2346{
2347 struct sigmatel_spec *spec = codec->spec;
2348
2349 if (!pins)
2350 return stac92xx_save_bios_config_regs(codec);
2351
2352 kfree(spec->pin_configs);
2353 spec->pin_configs = kmemdup(pins,
2354 spec->num_pins * sizeof(*pins),
2355 GFP_KERNEL);
2356 if (!spec->pin_configs)
2357 return -ENOMEM;
2358
2359 stac92xx_set_config_regs(codec);
2360 return 0;
2361}
2362
2363static void stac_change_pin_config(struct hda_codec *codec, hda_nid_t nid,
2364 unsigned int cfg)
2365{
2366 struct sigmatel_spec *spec = codec->spec;
2367 int i;
2368
2369 for (i = 0; i < spec->num_pins; i++) {
2370 if (spec->pin_nids[i] == nid) {
2371 spec->pin_configs[i] = cfg;
2372 stac92xx_set_config_reg(codec, nid, cfg);
2373 break;
2374 }
2375 }
2376}
2377
dabbed6f 2378/*
c7d4b2fa 2379 * Analog playback callbacks
dabbed6f 2380 */
c7d4b2fa
M		 2381static int stac92xx_playback_pcm_open(struct hda_pcm_stream *hinfo,
2382 struct hda_codec *codec,
c8b6bf9b 2383 struct snd_pcm_substream *substream)
2f2f4251 2384{
dabbed6f 2385 struct sigmatel_spec *spec = codec->spec;
8daaaa97
MR		 2386 if (spec->stream_delay)
2387 msleep(spec->stream_delay);
9a08160b
TI		 2388 return snd_hda_multi_out_analog_open(codec, &spec->multiout, substream,
2389 hinfo);
2f2f4251
M		 2390}
2391
2f2f4251
M		 2392static int stac92xx_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2393 struct hda_codec *codec,
2394 unsigned int stream_tag,
2395 unsigned int format,
c8b6bf9b 2396 struct snd_pcm_substream *substream)
2f2f4251
M		 2397{
2398 struct sigmatel_spec *spec = codec->spec;
403d1944 2399 return snd_hda_multi_out_analog_prepare(codec, &spec->multiout, stream_tag, format, substream);
2f2f4251
M		 2400}
2401
2402static int stac92xx_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
2403 struct hda_codec *codec,
c8b6bf9b 2404 struct snd_pcm_substream *substream)
2f2f4251
M		 2405{
2406 struct sigmatel_spec *spec = codec->spec;
2407 return snd_hda_multi_out_analog_cleanup(codec, &spec->multiout);
2408}
2409
dabbed6f
M		 2410/*
2411 * Digital playback callbacks
2412 */
2413static int stac92xx_dig_playback_pcm_open(struct hda_pcm_stream *hinfo,
2414 struct hda_codec *codec,
c8b6bf9b 2415 struct snd_pcm_substream *substream)
dabbed6f
M		 2416{
2417 struct sigmatel_spec *spec = codec->spec;
2418 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
2419}
2420
2421static int stac92xx_dig_playback_pcm_close(struct hda_pcm_stream *hinfo,
2422 struct hda_codec *codec,
c8b6bf9b 2423 struct snd_pcm_substream *substream)
dabbed6f
M		 2424{
2425 struct sigmatel_spec *spec = codec->spec;
2426 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2427}
2428
6b97eb45
TI		 2429static int stac92xx_dig_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2430 struct hda_codec *codec,
2431 unsigned int stream_tag,
2432 unsigned int format,
2433 struct snd_pcm_substream *substream)
2434{
2435 struct sigmatel_spec *spec = codec->spec;
2436 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
2437 stream_tag, format, substream);
2438}
2439
dabbed6f 2440
2f2f4251
M		 2441/*
2442 * Analog capture callbacks
2443 */
2444static int stac92xx_capture_pcm_prepare(struct hda_pcm_stream *hinfo,
2445 struct hda_codec *codec,
2446 unsigned int stream_tag,
2447 unsigned int format,
c8b6bf9b 2448 struct snd_pcm_substream *substream)
2f2f4251
M		 2449{
2450 struct sigmatel_spec *spec = codec->spec;
8daaaa97 2451 hda_nid_t nid = spec->adc_nids[substream->number];
2f2f4251 2452
8daaaa97
MR		 2453 if (spec->powerdown_adcs) {
2454 msleep(40);
8c2f767b 2455 snd_hda_codec_write(codec, nid, 0,
8daaaa97
MR		 2456 AC_VERB_SET_POWER_STATE, AC_PWRST_D0);
2457 }
2458 snd_hda_codec_setup_stream(codec, nid, stream_tag, 0, format);
2f2f4251
M		 2459 return 0;
2460}
2461
2462static int stac92xx_capture_pcm_cleanup(struct hda_pcm_stream *hinfo,
2463 struct hda_codec *codec,
c8b6bf9b 2464 struct snd_pcm_substream *substream)
2f2f4251
M		 2465{
2466 struct sigmatel_spec *spec = codec->spec;
8daaaa97 2467 hda_nid_t nid = spec->adc_nids[substream->number];
2f2f4251 2468
8daaaa97
MR		 2469 snd_hda_codec_cleanup_stream(codec, nid);
2470 if (spec->powerdown_adcs)
8c2f767b 2471 snd_hda_codec_write(codec, nid, 0,
8daaaa97 2472 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
2f2f4251
M		 2473 return 0;
2474}
2475
dabbed6f
M		 2476static struct hda_pcm_stream stac92xx_pcm_digital_playback = {
2477 .substreams = 1,
2478 .channels_min = 2,
2479 .channels_max = 2,
2480 /* NID is set in stac92xx_build_pcms */
2481 .ops = {
2482 .open = stac92xx_dig_playback_pcm_open,
6b97eb45
TI		 2483 .close = stac92xx_dig_playback_pcm_close,
2484 .prepare = stac92xx_dig_playback_pcm_prepare
dabbed6f
M		 2485 },
2486};
2487
2488static struct hda_pcm_stream stac92xx_pcm_digital_capture = {
2489 .substreams = 1,
2490 .channels_min = 2,
2491 .channels_max = 2,
2492 /* NID is set in stac92xx_build_pcms */
2493};
2494
2f2f4251
M		 2495static struct hda_pcm_stream stac92xx_pcm_analog_playback = {
2496 .substreams = 1,
2497 .channels_min = 2,
c7d4b2fa 2498 .channels_max = 8,
2f2f4251
M		 2499 .nid = 0x02, /* NID to query formats and rates */
2500 .ops = {
2501 .open = stac92xx_playback_pcm_open,
2502 .prepare = stac92xx_playback_pcm_prepare,
2503 .cleanup = stac92xx_playback_pcm_cleanup
2504 },
2505};
2506
3cc08dc6
MP		 2507static struct hda_pcm_stream stac92xx_pcm_analog_alt_playback = {
2508 .substreams = 1,
2509 .channels_min = 2,
2510 .channels_max = 2,
2511 .nid = 0x06, /* NID to query formats and rates */
2512 .ops = {
2513 .open = stac92xx_playback_pcm_open,
2514 .prepare = stac92xx_playback_pcm_prepare,
2515 .cleanup = stac92xx_playback_pcm_cleanup
2516 },
2517};
2518
2f2f4251 2519static struct hda_pcm_stream stac92xx_pcm_analog_capture = {
2f2f4251
M		 2520 .channels_min = 2,
2521 .channels_max = 2,
9e05b7a3 2522 /* NID + .substreams is set in stac92xx_build_pcms */
2f2f4251
M		 2523 .ops = {
2524 .prepare = stac92xx_capture_pcm_prepare,
2525 .cleanup = stac92xx_capture_pcm_cleanup
2526 },
2527};
2528
2529static int stac92xx_build_pcms(struct hda_codec *codec)
2530{
2531 struct sigmatel_spec *spec = codec->spec;
2532 struct hda_pcm *info = spec->pcm_rec;
2533
2534 codec->num_pcms = 1;
2535 codec->pcm_info = info;
2536
c7d4b2fa 2537 info->name = "STAC92xx Analog";
2f2f4251 2538 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_analog_playback;
2f2f4251 2539 info->stream[SNDRV_PCM_STREAM_CAPTURE] = stac92xx_pcm_analog_capture;
3cc08dc6 2540 info->stream[SNDRV_PCM_STREAM_CAPTURE].nid = spec->adc_nids[0];
9e05b7a3 2541 info->stream[SNDRV_PCM_STREAM_CAPTURE].substreams = spec->num_adcs;
3cc08dc6
MP		 2542
2543 if (spec->alt_switch) {
2544 codec->num_pcms++;
2545 info++;
2546 info->name = "STAC92xx Analog Alt";
2547 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_analog_alt_playback;
2548 }
2f2f4251 2549
dabbed6f
M		 2550 if (spec->multiout.dig_out_nid || spec->dig_in_nid) {
2551 codec->num_pcms++;
2552 info++;
2553 info->name = "STAC92xx Digital";
7ba72ba1 2554 info->pcm_type = HDA_PCM_TYPE_SPDIF;
dabbed6f
M		 2555 if (spec->multiout.dig_out_nid) {
2556 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_digital_playback;
2557 info->stream[SNDRV_PCM_STREAM_PLAYBACK].nid = spec->multiout.dig_out_nid;
2558 }
2559 if (spec->dig_in_nid) {
2560 info->stream[SNDRV_PCM_STREAM_CAPTURE] = stac92xx_pcm_digital_capture;
2561 info->stream[SNDRV_PCM_STREAM_CAPTURE].nid = spec->dig_in_nid;
2562 }
2563 }
2564
2f2f4251
M		 2565 return 0;
2566}
2567
c960a03b
TI		 2568static unsigned int stac92xx_get_vref(struct hda_codec *codec, hda_nid_t nid)
2569{
2570 unsigned int pincap = snd_hda_param_read(codec, nid,
2571 AC_PAR_PIN_CAP);
2572 pincap = (pincap & AC_PINCAP_VREF) >> AC_PINCAP_VREF_SHIFT;
2573 if (pincap & AC_PINCAP_VREF_100)
2574 return AC_PINCTL_VREF_100;
2575 if (pincap & AC_PINCAP_VREF_80)
2576 return AC_PINCTL_VREF_80;
2577 if (pincap & AC_PINCAP_VREF_50)
2578 return AC_PINCTL_VREF_50;
2579 if (pincap & AC_PINCAP_VREF_GRD)
2580 return AC_PINCTL_VREF_GRD;
2581 return 0;
2582}
2583
403d1944
MP		 2584static void stac92xx_auto_set_pinctl(struct hda_codec *codec, hda_nid_t nid, int pin_type)
2585
2586{
82beb8fd
TI		 2587 snd_hda_codec_write_cache(codec, nid, 0,
2588 AC_VERB_SET_PIN_WIDGET_CONTROL, pin_type);
403d1944
MP		 2589}
2590
7c2ba97b
MR		 2591#define stac92xx_hp_switch_info snd_ctl_boolean_mono_info
2592
2593static int stac92xx_hp_switch_get(struct snd_kcontrol *kcontrol,
2594 struct snd_ctl_elem_value *ucontrol)
2595{
2596 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2597 struct sigmatel_spec *spec = codec->spec;
2598
d7a89436 2599 ucontrol->value.integer.value[0] = !!spec->hp_switch;
7c2ba97b
MR		 2600 return 0;
2601}
2602
c6e4c666
TI		 2603static void stac_issue_unsol_event(struct hda_codec *codec, hda_nid_t nid,
2604 unsigned char type);
2605
7c2ba97b
MR		 2606static int stac92xx_hp_switch_put(struct snd_kcontrol *kcontrol,
2607 struct snd_ctl_elem_value *ucontrol)
2608{
2609 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2610 struct sigmatel_spec *spec = codec->spec;
d7a89436
TI		 2611 int nid = kcontrol->private_value;
2612
2613 spec->hp_switch = ucontrol->value.integer.value[0] ? nid : 0;
7c2ba97b
MR		 2614
2615 /* check to be sure that the ports are upto date with
2616 * switch changes
2617 */
c6e4c666 2618 stac_issue_unsol_event(codec, nid, STAC_HP_EVENT);
7c2ba97b
MR		 2619
2620 return 1;
2621}
2622
a5ce8890 2623#define stac92xx_io_switch_info snd_ctl_boolean_mono_info
403d1944
MP		 2624
2625static int stac92xx_io_switch_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2626{
2627 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2628 struct sigmatel_spec *spec = codec->spec;
2629 int io_idx = kcontrol-> private_value & 0xff;
2630
2631 ucontrol->value.integer.value[0] = spec->io_switch[io_idx];
2632 return 0;
2633}
2634
2635static int stac92xx_io_switch_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2636{
2637 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2638 struct sigmatel_spec *spec = codec->spec;
2639 hda_nid_t nid = kcontrol->private_value >> 8;
2640 int io_idx = kcontrol-> private_value & 0xff;
68ea7b2f 2641 unsigned short val = !!ucontrol->value.integer.value[0];
403d1944
MP		 2642
2643 spec->io_switch[io_idx] = val;
2644
2645 if (val)
2646 stac92xx_auto_set_pinctl(codec, nid, AC_PINCTL_OUT_EN);
c960a03b
TI		 2647 else {
2648 unsigned int pinctl = AC_PINCTL_IN_EN;
2649 if (io_idx) /* set VREF for mic */
2650 pinctl |= stac92xx_get_vref(codec, nid);
2651 stac92xx_auto_set_pinctl(codec, nid, pinctl);
2652 }
40c1d308
JZ		 2653
2654 /* check the auto-mute again: we need to mute/unmute the speaker
2655 * appropriately according to the pin direction
2656 */
2657 if (spec->hp_detect)
c6e4c666 2658 stac_issue_unsol_event(codec, nid, STAC_HP_EVENT);
40c1d308 2659
403d1944
MP		 2660 return 1;
2661}
2662
0fb87bb4
ML		 2663#define stac92xx_clfe_switch_info snd_ctl_boolean_mono_info
2664
2665static int stac92xx_clfe_switch_get(struct snd_kcontrol *kcontrol,
2666 struct snd_ctl_elem_value *ucontrol)
2667{
2668 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2669 struct sigmatel_spec *spec = codec->spec;
2670
2671 ucontrol->value.integer.value[0] = spec->clfe_swap;
2672 return 0;
2673}
2674
2675static int stac92xx_clfe_switch_put(struct snd_kcontrol *kcontrol,
2676 struct snd_ctl_elem_value *ucontrol)
2677{
2678 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2679 struct sigmatel_spec *spec = codec->spec;
2680 hda_nid_t nid = kcontrol->private_value & 0xff;
68ea7b2f 2681 unsigned int val = !!ucontrol->value.integer.value[0];
0fb87bb4 2682
68ea7b2f 2683 if (spec->clfe_swap == val)
0fb87bb4
ML		 2684 return 0;
2685
68ea7b2f 2686 spec->clfe_swap = val;
0fb87bb4
ML		 2687
2688 snd_hda_codec_write_cache(codec, nid, 0, AC_VERB_SET_EAPD_BTLENABLE,
2689 spec->clfe_swap ? 0x4 : 0x0);
2690
2691 return 1;
2692}
2693
7c2ba97b
MR		 2694#define STAC_CODEC_HP_SWITCH(xname) \
2695 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2696 .name = xname, \
2697 .index = 0, \
2698 .info = stac92xx_hp_switch_info, \
2699 .get = stac92xx_hp_switch_get, \
2700 .put = stac92xx_hp_switch_put, \
2701 }
2702
403d1944
MP		 2703#define STAC_CODEC_IO_SWITCH(xname, xpval) \
2704 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2705 .name = xname, \
2706 .index = 0, \
2707 .info = stac92xx_io_switch_info, \
2708 .get = stac92xx_io_switch_get, \
2709 .put = stac92xx_io_switch_put, \
2710 .private_value = xpval, \
2711 }
2712
0fb87bb4
ML		 2713#define STAC_CODEC_CLFE_SWITCH(xname, xpval) \
2714 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2715 .name = xname, \
2716 .index = 0, \
2717 .info = stac92xx_clfe_switch_info, \
2718 .get = stac92xx_clfe_switch_get, \
2719 .put = stac92xx_clfe_switch_put, \
2720 .private_value = xpval, \
2721 }
403d1944 2722
c7d4b2fa
M		 2723enum {
2724 STAC_CTL_WIDGET_VOL,
2725 STAC_CTL_WIDGET_MUTE,
09a99959 2726 STAC_CTL_WIDGET_MONO_MUX,
89385035
MR		 2727 STAC_CTL_WIDGET_AMP_MUX,
2728 STAC_CTL_WIDGET_AMP_VOL,
7c2ba97b 2729 STAC_CTL_WIDGET_HP_SWITCH,
403d1944 2730 STAC_CTL_WIDGET_IO_SWITCH,
0fb87bb4 2731 STAC_CTL_WIDGET_CLFE_SWITCH
c7d4b2fa
M		 2732};
2733
c8b6bf9b 2734static struct snd_kcontrol_new stac92xx_control_templates[] = {
c7d4b2fa
M		 2735 HDA_CODEC_VOLUME(NULL, 0, 0, 0),
2736 HDA_CODEC_MUTE(NULL, 0, 0, 0),
09a99959 2737 STAC_MONO_MUX,
89385035
MR		 2738 STAC_AMP_MUX,
2739 STAC_AMP_VOL(NULL, 0, 0, 0, 0),
7c2ba97b 2740 STAC_CODEC_HP_SWITCH(NULL),
403d1944 2741 STAC_CODEC_IO_SWITCH(NULL, 0),
0fb87bb4 2742 STAC_CODEC_CLFE_SWITCH(NULL, 0),
c7d4b2fa
M		 2743};
2744
2745/* add dynamic controls */
4d4e9bb3
TI		 2746static int stac92xx_add_control_temp(struct sigmatel_spec *spec,
2747 struct snd_kcontrol_new *ktemp,
2748 int idx, const char *name,
2749 unsigned long val)
c7d4b2fa 2750{
c8b6bf9b 2751 struct snd_kcontrol_new *knew;
c7d4b2fa 2752
603c4019
TI		 2753 snd_array_init(&spec->kctls, sizeof(*knew), 32);
2754 knew = snd_array_new(&spec->kctls);
2755 if (!knew)
2756 return -ENOMEM;
4d4e9bb3 2757 *knew = *ktemp;
4682eee0 2758 knew->index = idx;
82fe0c58 2759 knew->name = kstrdup(name, GFP_KERNEL);
4d4e9bb3 2760 if (!knew->name)
c7d4b2fa
M		 2761 return -ENOMEM;
2762 knew->private_value = val;
c7d4b2fa
M		 2763 return 0;
2764}
2765
4d4e9bb3
TI		 2766static inline int stac92xx_add_control_idx(struct sigmatel_spec *spec,
2767 int type, int idx, const char *name,
2768 unsigned long val)
2769{
2770 return stac92xx_add_control_temp(spec,
2771 &stac92xx_control_templates[type],
2772 idx, name, val);
2773}
2774
4682eee0
MR		 2775
2776/* add dynamic controls */
4d4e9bb3
TI		 2777static inline int stac92xx_add_control(struct sigmatel_spec *spec, int type,
2778 const char *name, unsigned long val)
4682eee0
MR		 2779{
2780 return stac92xx_add_control_idx(spec, type, 0, name, val);
2781}
2782
c21ca4a8
TI		 2783/* check whether the line-input can be used as line-out */
2784static hda_nid_t check_line_out_switch(struct hda_codec *codec)
403d1944
MP		 2785{
2786 struct sigmatel_spec *spec = codec->spec;
c21ca4a8
TI		 2787 struct auto_pin_cfg *cfg = &spec->autocfg;
2788 hda_nid_t nid;
2789 unsigned int pincap;
8e9068b1 2790
c21ca4a8
TI		 2791 if (cfg->line_out_type != AUTO_PIN_LINE_OUT)
2792 return 0;
2793 nid = cfg->input_pins[AUTO_PIN_LINE];
2794 pincap = snd_hda_param_read(codec, nid, AC_PAR_PIN_CAP);
2795 if (pincap & AC_PINCAP_OUT)
2796 return nid;
2797 return 0;
2798}
403d1944 2799
c21ca4a8
TI		 2800/* check whether the mic-input can be used as line-out */
2801static hda_nid_t check_mic_out_switch(struct hda_codec *codec)
2802{
2803 struct sigmatel_spec *spec = codec->spec;
2804 struct auto_pin_cfg *cfg = &spec->autocfg;
2805 unsigned int def_conf, pincap;
2806 unsigned int mic_pin;
2807
2808 if (cfg->line_out_type != AUTO_PIN_LINE_OUT)
2809 return 0;
2810 mic_pin = AUTO_PIN_MIC;
2811 for (;;) {
2812 hda_nid_t nid = cfg->input_pins[mic_pin];
2813 def_conf = snd_hda_codec_read(codec, nid, 0,
2814 AC_VERB_GET_CONFIG_DEFAULT, 0);
2815 /* some laptops have an internal analog microphone
2816 * which can't be used as a output */
2817 if (get_defcfg_connect(def_conf) != AC_JACK_PORT_FIXED) {
2818 pincap = snd_hda_param_read(codec, nid, AC_PAR_PIN_CAP);
2819 if (pincap & AC_PINCAP_OUT)
2820 return nid;
403d1944 2821 }
c21ca4a8
TI		 2822 if (mic_pin == AUTO_PIN_MIC)
2823 mic_pin = AUTO_PIN_FRONT_MIC;
2824 else
2825 break;
403d1944 2826 }
403d1944
MP		 2827 return 0;
2828}
2829
7b043899
SL		 2830static int is_in_dac_nids(struct sigmatel_spec *spec, hda_nid_t nid)
2831{
2832 int i;
2833
2834 for (i = 0; i < spec->multiout.num_dacs; i++) {
2835 if (spec->multiout.dac_nids[i] == nid)
2836 return 1;
2837 }
2838
2839 return 0;
2840}
2841
c21ca4a8
TI		 2842static int check_all_dac_nids(struct sigmatel_spec *spec, hda_nid_t nid)
2843{
2844 int i;
2845 if (is_in_dac_nids(spec, nid))
2846 return 1;
2847 for (i = 0; i < spec->autocfg.hp_outs; i++)
2848 if (spec->hp_dacs[i] == nid)
2849 return 1;
2850 for (i = 0; i < spec->autocfg.speaker_outs; i++)
2851 if (spec->speaker_dacs[i] == nid)
2852 return 1;
2853 return 0;
2854}
2855
2856static hda_nid_t get_unassigned_dac(struct hda_codec *codec, hda_nid_t nid)
2857{
2858 struct sigmatel_spec *spec = codec->spec;
2859 int j, conn_len;
2860 hda_nid_t conn[HDA_MAX_CONNECTIONS];
2861 unsigned int wcaps, wtype;
2862
2863 conn_len = snd_hda_get_connections(codec, nid, conn,
2864 HDA_MAX_CONNECTIONS);
2865 for (j = 0; j < conn_len; j++) {
2866 wcaps = snd_hda_param_read(codec, conn[j],
2867 AC_PAR_AUDIO_WIDGET_CAP);
2868 wtype = (wcaps & AC_WCAP_TYPE) >> AC_WCAP_TYPE_SHIFT;
2869 /* we check only analog outputs */
2870 if (wtype != AC_WID_AUD_OUT || (wcaps & AC_WCAP_DIGITAL))
2871 continue;
2872 /* if this route has a free DAC, assign it */
2873 if (!check_all_dac_nids(spec, conn[j])) {
2874 if (conn_len > 1) {
2875 /* select this DAC in the pin's input mux */
2876 snd_hda_codec_write_cache(codec, nid, 0,
2877 AC_VERB_SET_CONNECT_SEL, j);
2878 }
2879 return conn[j];
2880 }
2881 }
2882 return 0;
2883}
2884
2885static int add_spec_dacs(struct sigmatel_spec *spec, hda_nid_t nid);
2886static int add_spec_extra_dacs(struct sigmatel_spec *spec, hda_nid_t nid);
2887
3cc08dc6 2888/*
7b043899
SL		 2889 * Fill in the dac_nids table from the parsed pin configuration
2890 * This function only works when every pin in line_out_pins[]
2891 * contains atleast one DAC in its connection list. Some 92xx
2892 * codecs are not connected directly to a DAC, such as the 9200
2893 * and 9202/925x. For those, dac_nids[] must be hard-coded.
3cc08dc6 2894 */
c21ca4a8 2895static int stac92xx_auto_fill_dac_nids(struct hda_codec *codec)
c7d4b2fa
M		 2896{
2897 struct sigmatel_spec *spec = codec->spec;
c21ca4a8
TI		 2898 struct auto_pin_cfg *cfg = &spec->autocfg;
2899 int i;
2900 hda_nid_t nid, dac;
7b043899 2901
c7d4b2fa
M		 2902 for (i = 0; i < cfg->line_outs; i++) {
2903 nid = cfg->line_out_pins[i];
c21ca4a8
TI		 2904 dac = get_unassigned_dac(codec, nid);
2905 if (!dac) {
df802952
TI		 2906 if (spec->multiout.num_dacs > 0) {
2907 /* we have already working output pins,
2908 * so let's drop the broken ones again
2909 */
2910 cfg->line_outs = spec->multiout.num_dacs;
2911 break;
2912 }
7b043899
SL		 2913 /* error out, no available DAC found */
2914 snd_printk(KERN_ERR
2915 "%s: No available DAC for pin 0x%x\n",
2916 __func__, nid);
2917 return -ENODEV;
2918 }
c21ca4a8
TI		 2919 add_spec_dacs(spec, dac);
2920 }
7b043899 2921
c21ca4a8
TI		 2922 /* add line-in as output */
2923 nid = check_line_out_switch(codec);
2924 if (nid) {
2925 dac = get_unassigned_dac(codec, nid);
2926 if (dac) {
2927 snd_printdd("STAC: Add line-in 0x%x as output %d\n",
2928 nid, cfg->line_outs);
2929 cfg->line_out_pins[cfg->line_outs] = nid;
2930 cfg->line_outs++;
2931 spec->line_switch = nid;
2932 add_spec_dacs(spec, dac);
2933 }
2934 }
2935 /* add mic as output */
2936 nid = check_mic_out_switch(codec);
2937 if (nid) {
2938 dac = get_unassigned_dac(codec, nid);
2939 if (dac) {
2940 snd_printdd("STAC: Add mic-in 0x%x as output %d\n",
2941 nid, cfg->line_outs);
2942 cfg->line_out_pins[cfg->line_outs] = nid;
2943 cfg->line_outs++;
2944 spec->mic_switch = nid;
2945 add_spec_dacs(spec, dac);
2946 }
2947 }
c7d4b2fa 2948
c21ca4a8
TI		 2949 for (i = 0; i < cfg->hp_outs; i++) {
2950 nid = cfg->hp_pins[i];
2951 dac = get_unassigned_dac(codec, nid);
2952 if (dac) {
2953 if (!spec->multiout.hp_nid)
2954 spec->multiout.hp_nid = dac;
2955 else
2956 add_spec_extra_dacs(spec, dac);
7b043899 2957 }
c21ca4a8
TI		 2958 spec->hp_dacs[i] = dac;
2959 }
2960
2961 for (i = 0; i < cfg->speaker_outs; i++) {
2962 nid = cfg->speaker_pins[i];
2963 dac = get_unassigned_dac(codec, nid);
2964 if (dac)
2965 add_spec_extra_dacs(spec, dac);
2966 spec->speaker_dacs[i] = dac;
7b043899 2967 }
c7d4b2fa 2968
c21ca4a8 2969 snd_printd("stac92xx: dac_nids=%d (0x%x/0x%x/0x%x/0x%x/0x%x)\n",
7b043899
SL		 2970 spec->multiout.num_dacs,
2971 spec->multiout.dac_nids[0],
2972 spec->multiout.dac_nids[1],
2973 spec->multiout.dac_nids[2],
2974 spec->multiout.dac_nids[3],
2975 spec->multiout.dac_nids[4]);
c21ca4a8 2976
c7d4b2fa
M		 2977 return 0;
2978}
2979
eb06ed8f
TI		 2980/* create volume control/switch for the given prefx type */
2981static int create_controls(struct sigmatel_spec *spec, const char *pfx, hda_nid_t nid, int chs)
2982{
2983 char name[32];
2984 int err;
2985
2986 sprintf(name, "%s Playback Volume", pfx);
2987 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_VOL, name,
2988 HDA_COMPOSE_AMP_VAL(nid, chs, 0, HDA_OUTPUT));
2989 if (err < 0)
2990 return err;
2991 sprintf(name, "%s Playback Switch", pfx);
2992 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_MUTE, name,
2993 HDA_COMPOSE_AMP_VAL(nid, chs, 0, HDA_OUTPUT));
2994 if (err < 0)
2995 return err;
2996 return 0;
2997}
2998
ae0afd81
MR		 2999static int add_spec_dacs(struct sigmatel_spec *spec, hda_nid_t nid)
3000{
c21ca4a8 3001 if (spec->multiout.num_dacs > 4) {
ae0afd81
MR		 3002 printk(KERN_WARNING "stac92xx: No space for DAC 0x%x\n", nid);
3003 return 1;
3004 } else {
3005 spec->multiout.dac_nids[spec->multiout.num_dacs] = nid;
3006 spec->multiout.num_dacs++;
3007 }
3008 return 0;
3009}
3010
c21ca4a8 3011static int add_spec_extra_dacs(struct sigmatel_spec *spec, hda_nid_t nid)
ae0afd81 3012{
c21ca4a8
TI		 3013 int i;
3014 for (i = 0; i < ARRAY_SIZE(spec->multiout.extra_out_nid); i++) {
3015 if (!spec->multiout.extra_out_nid[i]) {
3016 spec->multiout.extra_out_nid[i] = nid;
3017 return 0;
3018 }
3019 }
3020 printk(KERN_WARNING "stac92xx: No space for extra DAC 0x%x\n", nid);
3021 return 1;
ae0afd81
MR		 3022}
3023
76624534
TI		 3024static int is_unique_dac(struct sigmatel_spec *spec, hda_nid_t nid)
3025{
3026 int i;
3027
3028 if (spec->autocfg.line_outs != 1)
3029 return 0;
3030 if (spec->multiout.hp_nid == nid)
3031 return 0;
3032 for (i = 0; i < ARRAY_SIZE(spec->multiout.extra_out_nid); i++)
3033 if (spec->multiout.extra_out_nid[i] == nid)
3034 return 0;
3035 return 1;
3036}
3037
c7d4b2fa 3038/* add playback controls from the parsed DAC table */
0fb87bb4 3039static int stac92xx_auto_create_multi_out_ctls(struct hda_codec *codec,
19039bd0 3040 const struct auto_pin_cfg *cfg)
c7d4b2fa 3041{
76624534 3042 struct sigmatel_spec *spec = codec->spec;
19039bd0
TI		 3043 static const char *chname[4] = {
3044 "Front", "Surround", NULL /*CLFE*/, "Side"
3045 };
d21995e3 3046 hda_nid_t nid = 0;
91589232
TI		 3047 int i, err;
3048 unsigned int wid_caps;
0fb87bb4 3049
c21ca4a8 3050 for (i = 0; i < cfg->line_outs && spec->multiout.dac_nids[i]; i++) {
c7d4b2fa 3051 nid = spec->multiout.dac_nids[i];
c7d4b2fa
M		 3052 if (i == 2) {
3053 /* Center/LFE */
eb06ed8f
TI		 3054 err = create_controls(spec, "Center", nid, 1);
3055 if (err < 0)
c7d4b2fa 3056 return err;
eb06ed8f
TI		 3057 err = create_controls(spec, "LFE", nid, 2);
3058 if (err < 0)
c7d4b2fa 3059 return err;
0fb87bb4
ML		 3060
3061 wid_caps = get_wcaps(codec, nid);
3062
3063 if (wid_caps & AC_WCAP_LR_SWAP) {
3064 err = stac92xx_add_control(spec,
3065 STAC_CTL_WIDGET_CLFE_SWITCH,
3066 "Swap Center/LFE Playback Switch", nid);
3067
3068 if (err < 0)
3069 return err;
3070 }
3071
c7d4b2fa 3072 } else {
76624534
TI		 3073 const char *name = chname[i];
3074 /* if it's a single DAC, assign a better name */
3075 if (!i && is_unique_dac(spec, nid)) {
3076 switch (cfg->line_out_type) {
3077 case AUTO_PIN_HP_OUT:
3078 name = "Headphone";
3079 break;
3080 case AUTO_PIN_SPEAKER_OUT:
3081 name = "Speaker";
3082 break;
3083 }
3084 }
3085 err = create_controls(spec, name, nid, 3);
eb06ed8f 3086 if (err < 0)
c7d4b2fa
M		 3087 return err;
3088 }
3089 }
3090
a9cb5c90 3091 if (cfg->hp_outs > 1 && cfg->line_out_type == AUTO_PIN_LINE_OUT) {
7c2ba97b
MR		 3092 err = stac92xx_add_control(spec,
3093 STAC_CTL_WIDGET_HP_SWITCH,
d7a89436
TI		 3094 "Headphone as Line Out Switch",
3095 cfg->hp_pins[cfg->hp_outs - 1]);
7c2ba97b
MR		 3096 if (err < 0)
3097 return err;
3098 }
3099
b5895dc8 3100 if (spec->line_switch) {
c21ca4a8
TI		 3101 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_IO_SWITCH,
3102 "Line In as Output Switch",
3103 spec->line_switch << 8);
3104 if (err < 0)
3105 return err;
b5895dc8 3106 }
403d1944 3107
b5895dc8 3108 if (spec->mic_switch) {
c21ca4a8
TI		 3109 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_IO_SWITCH,
3110 "Mic as Output Switch",
3111 (spec->mic_switch << 8) | 1);
3112 if (err < 0)
3113 return err;
b5895dc8 3114 }
403d1944 3115
c7d4b2fa
M		 3116 return 0;
3117}
3118
eb06ed8f
TI		 3119/* add playback controls for Speaker and HP outputs */
3120static int stac92xx_auto_create_hp_ctls(struct hda_codec *codec,
3121 struct auto_pin_cfg *cfg)
3122{
3123 struct sigmatel_spec *spec = codec->spec;
3124 hda_nid_t nid;
c21ca4a8 3125 int i, err, nums;
eb06ed8f 3126
c21ca4a8 3127 nums = 0;
eb06ed8f 3128 for (i = 0; i < cfg->hp_outs; i++) {
c21ca4a8
TI		 3129 static const char *pfxs[] = {
3130 "Headphone", "Headphone2", "Headphone3",
3131 };
eb06ed8f
TI		 3132 unsigned int wid_caps = get_wcaps(codec, cfg->hp_pins[i]);
3133 if (wid_caps & AC_WCAP_UNSOL_CAP)
3134 spec->hp_detect = 1;
c21ca4a8 3135 if (nums >= ARRAY_SIZE(pfxs))
c7d4b2fa 3136 continue;
c21ca4a8
TI		 3137 nid = spec->hp_dacs[i];
3138 if (!nid)
eb06ed8f 3139 continue;
c21ca4a8
TI		 3140 err = create_controls(spec, pfxs[nums++], nid, 3);
3141 if (err < 0)
3142 return err;
1b290a51 3143 }
c21ca4a8
TI		 3144 nums = 0;
3145 for (i = 0; i < cfg->speaker_outs; i++) {
eb06ed8f
TI		 3146 static const char *pfxs[] = {
3147 "Speaker", "External Speaker", "Speaker2",
3148 };
c21ca4a8
TI		 3149 if (nums >= ARRAY_SIZE(pfxs))
3150 continue;
3151 nid = spec->speaker_dacs[i];
3152 if (!nid)
3153 continue;
3154 err = create_controls(spec, pfxs[nums++], nid, 3);
eb06ed8f
TI		 3155 if (err < 0)
3156 return err;
3157 }
c7d4b2fa
M		 3158 return 0;
3159}
3160
b22b4821 3161/* labels for mono mux outputs */
d0513fc6
MR		 3162static const char *stac92xx_mono_labels[4] = {
3163 "DAC0", "DAC1", "Mixer", "DAC2"
b22b4821
MR		 3164};
3165
3166/* create mono mux for mono out on capable codecs */
3167static int stac92xx_auto_create_mono_output_ctls(struct hda_codec *codec)
3168{
3169 struct sigmatel_spec *spec = codec->spec;
3170 struct hda_input_mux *mono_mux = &spec->private_mono_mux;
3171 int i, num_cons;
3172 hda_nid_t con_lst[ARRAY_SIZE(stac92xx_mono_labels)];
3173
3174 num_cons = snd_hda_get_connections(codec,
3175 spec->mono_nid,
3176 con_lst,
3177 HDA_MAX_NUM_INPUTS);
3178 if (!num_cons || num_cons > ARRAY_SIZE(stac92xx_mono_labels))
3179 return -EINVAL;
3180
3181 for (i = 0; i < num_cons; i++) {
3182 mono_mux->items[mono_mux->num_items].label =
3183 stac92xx_mono_labels[i];
3184 mono_mux->items[mono_mux->num_items].index = i;
3185 mono_mux->num_items++;
3186 }
09a99959
MR		 3187
3188 return stac92xx_add_control(spec, STAC_CTL_WIDGET_MONO_MUX,
3189 "Mono Mux", spec->mono_nid);
b22b4821
MR		 3190}
3191
89385035
MR		 3192/* labels for amp mux outputs */
3193static const char *stac92xx_amp_labels[3] = {
4b33c767 3194 "Front Microphone", "Microphone", "Line In",
89385035
MR		 3195};
3196
3197/* create amp out controls mux on capable codecs */
3198static int stac92xx_auto_create_amp_output_ctls(struct hda_codec *codec)
3199{
3200 struct sigmatel_spec *spec = codec->spec;
3201 struct hda_input_mux *amp_mux = &spec->private_amp_mux;
3202 int i, err;
3203
2a9c7816 3204 for (i = 0; i < spec->num_amps; i++) {
89385035
MR		 3205 amp_mux->items[amp_mux->num_items].label =
3206 stac92xx_amp_labels[i];
3207 amp_mux->items[amp_mux->num_items].index = i;
3208 amp_mux->num_items++;
3209 }
3210
2a9c7816
MR		 3211 if (spec->num_amps > 1) {
3212 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_AMP_MUX,
3213 "Amp Selector Capture Switch", 0);
3214 if (err < 0)
3215 return err;
3216 }
89385035
MR		 3217 return stac92xx_add_control(spec, STAC_CTL_WIDGET_AMP_VOL,
3218 "Amp Capture Volume",
3219 HDA_COMPOSE_AMP_VAL(spec->amp_nids[0], 3, 0, HDA_INPUT));
3220}
3221
3222
1cd2224c
MR		 3223/* create PC beep volume controls */
3224static int stac92xx_auto_create_beep_ctls(struct hda_codec *codec,
3225 hda_nid_t nid)
3226{
3227 struct sigmatel_spec *spec = codec->spec;
3228 u32 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3229 int err;
3230
3231 /* check for mute support for the the amp */
3232 if ((caps & AC_AMPCAP_MUTE) >> AC_AMPCAP_MUTE_SHIFT) {
3233 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_MUTE,
3234 "PC Beep Playback Switch",
3235 HDA_COMPOSE_AMP_VAL(nid, 1, 0, HDA_OUTPUT));
3236 if (err < 0)
3237 return err;
3238 }
3239
3240 /* check to see if there is volume support for the amp */
3241 if ((caps & AC_AMPCAP_NUM_STEPS) >> AC_AMPCAP_NUM_STEPS_SHIFT) {
3242 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_VOL,
3243 "PC Beep Playback Volume",
3244 HDA_COMPOSE_AMP_VAL(nid, 1, 0, HDA_OUTPUT));
3245 if (err < 0)
3246 return err;
3247 }
3248 return 0;
3249}
3250
4d4e9bb3
TI		 3251#ifdef CONFIG_SND_HDA_INPUT_BEEP
3252#define stac92xx_dig_beep_switch_info snd_ctl_boolean_mono_info
3253
3254static int stac92xx_dig_beep_switch_get(struct snd_kcontrol *kcontrol,
3255 struct snd_ctl_elem_value *ucontrol)
3256{
3257 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
3258 ucontrol->value.integer.value[0] = codec->beep->enabled;
3259 return 0;
3260}
3261
3262static int stac92xx_dig_beep_switch_put(struct snd_kcontrol *kcontrol,
3263 struct snd_ctl_elem_value *ucontrol)
3264{
3265 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
3266 int enabled = !!ucontrol->value.integer.value[0];
3267 if (codec->beep->enabled != enabled) {
3268 codec->beep->enabled = enabled;
3269 return 1;
3270 }
3271 return 0;
3272}
3273
3274static struct snd_kcontrol_new stac92xx_dig_beep_ctrl = {
3275 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
3276 .info = stac92xx_dig_beep_switch_info,
3277 .get = stac92xx_dig_beep_switch_get,
3278 .put = stac92xx_dig_beep_switch_put,
3279};
3280
3281static int stac92xx_beep_switch_ctl(struct hda_codec *codec)
3282{
3283 return stac92xx_add_control_temp(codec->spec, &stac92xx_dig_beep_ctrl,
3284 0, "PC Beep Playback Switch", 0);
3285}
3286#endif
3287
4682eee0
MR		 3288static int stac92xx_auto_create_mux_input_ctls(struct hda_codec *codec)
3289{
3290 struct sigmatel_spec *spec = codec->spec;
3291 int wcaps, nid, i, err = 0;
3292
3293 for (i = 0; i < spec->num_muxes; i++) {
3294 nid = spec->mux_nids[i];
3295 wcaps = get_wcaps(codec, nid);
3296
3297 if (wcaps & AC_WCAP_OUT_AMP) {
3298 err = stac92xx_add_control_idx(spec,
3299 STAC_CTL_WIDGET_VOL, i, "Mux Capture Volume",
3300 HDA_COMPOSE_AMP_VAL(nid, 3, 0, HDA_OUTPUT));
3301 if (err < 0)
3302 return err;
3303 }
3304 }
3305 return 0;
3306};
3307
d9737751 3308static const char *stac92xx_spdif_labels[3] = {
65973632 3309 "Digital Playback", "Analog Mux 1", "Analog Mux 2",
d9737751
MR		 3310};
3311
3312static int stac92xx_auto_create_spdif_mux_ctls(struct hda_codec *codec)
3313{
3314 struct sigmatel_spec *spec = codec->spec;
3315 struct hda_input_mux *spdif_mux = &spec->private_smux;
65973632 3316 const char **labels = spec->spdif_labels;
d9737751 3317 int i, num_cons;
65973632 3318 hda_nid_t con_lst[HDA_MAX_NUM_INPUTS];
d9737751
MR		 3319
3320 num_cons = snd_hda_get_connections(codec,
3321 spec->smux_nids[0],
3322 con_lst,
3323 HDA_MAX_NUM_INPUTS);
65973632 3324 if (!num_cons)
d9737751
MR		 3325 return -EINVAL;
3326
65973632
MR		 3327 if (!labels)
3328 labels = stac92xx_spdif_labels;
3329
d9737751 3330 for (i = 0; i < num_cons; i++) {
65973632 3331 spdif_mux->items[spdif_mux->num_items].label = labels[i];
d9737751
MR		 3332 spdif_mux->items[spdif_mux->num_items].index = i;
3333 spdif_mux->num_items++;
3334 }
3335
3336 return 0;
3337}
3338
8b65727b 3339/* labels for dmic mux inputs */
ddc2cec4 3340static const char *stac92xx_dmic_labels[5] = {
8b65727b
MP		 3341 "Analog Inputs", "Digital Mic 1", "Digital Mic 2",
3342 "Digital Mic 3", "Digital Mic 4"
3343};
3344
3345/* create playback/capture controls for input pins on dmic capable codecs */
3346static int stac92xx_auto_create_dmic_input_ctls(struct hda_codec *codec,
3347 const struct auto_pin_cfg *cfg)
3348{
3349 struct sigmatel_spec *spec = codec->spec;
3350 struct hda_input_mux *dimux = &spec->private_dimux;
3351 hda_nid_t con_lst[HDA_MAX_NUM_INPUTS];
0678accd
MR		 3352 int err, i, j;
3353 char name[32];
8b65727b
MP		 3354
3355 dimux->items[dimux->num_items].label = stac92xx_dmic_labels[0];
3356 dimux->items[dimux->num_items].index = 0;
3357 dimux->num_items++;
3358
3359 for (i = 0; i < spec->num_dmics; i++) {
0678accd 3360 hda_nid_t nid;
8b65727b
MP		 3361 int index;
3362 int num_cons;
0678accd 3363 unsigned int wcaps;
8b65727b
MP		 3364 unsigned int def_conf;
3365
3366 def_conf = snd_hda_codec_read(codec,
3367 spec->dmic_nids[i],
3368 0,
3369 AC_VERB_GET_CONFIG_DEFAULT,
3370 0);
3371 if (get_defcfg_connect(def_conf) == AC_JACK_PORT_NONE)
3372 continue;
3373
0678accd 3374 nid = spec->dmic_nids[i];
8b65727b 3375 num_cons = snd_hda_get_connections(codec,
e1f0d669 3376 spec->dmux_nids[0],
8b65727b
MP		 3377 con_lst,
3378 HDA_MAX_NUM_INPUTS);
3379 for (j = 0; j < num_cons; j++)
0678accd 3380 if (con_lst[j] == nid) {
8b65727b
MP		 3381 index = j;
3382 goto found;
3383 }
3384 continue;
3385found:
d0513fc6
MR		 3386 wcaps = get_wcaps(codec, nid) &
3387 (AC_WCAP_OUT_AMP | AC_WCAP_IN_AMP);
0678accd 3388
d0513fc6 3389 if (wcaps) {
0678accd
MR		 3390 sprintf(name, "%s Capture Volume",
3391 stac92xx_dmic_labels[dimux->num_items]);
3392
3393 err = stac92xx_add_control(spec,
3394 STAC_CTL_WIDGET_VOL,
3395 name,
d0513fc6
MR		 3396 HDA_COMPOSE_AMP_VAL(nid, 3, 0,
3397 (wcaps & AC_WCAP_OUT_AMP) ?
3398 HDA_OUTPUT : HDA_INPUT));
0678accd
MR		 3399 if (err < 0)
3400 return err;
3401 }
3402
8b65727b
MP		 3403 dimux->items[dimux->num_items].label =
3404 stac92xx_dmic_labels[dimux->num_items];
3405 dimux->items[dimux->num_items].index = index;
3406 dimux->num_items++;
3407 }
3408
3409 return 0;
3410}
3411
c7d4b2fa
M		 3412/* create playback/capture controls for input pins */
3413static int stac92xx_auto_create_analog_input_ctls(struct hda_codec *codec, const struct auto_pin_cfg *cfg)
3414{
3415 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa
M		 3416 struct hda_input_mux *imux = &spec->private_imux;
3417 hda_nid_t con_lst[HDA_MAX_NUM_INPUTS];
3418 int i, j, k;
3419
3420 for (i = 0; i < AUTO_PIN_LAST; i++) {
314634bc
TI		 3421 int index;
3422
3423 if (!cfg->input_pins[i])
3424 continue;
3425 index = -1;
3426 for (j = 0; j < spec->num_muxes; j++) {
3427 int num_cons;
3428 num_cons = snd_hda_get_connections(codec,
3429 spec->mux_nids[j],
3430 con_lst,
3431 HDA_MAX_NUM_INPUTS);
3432 for (k = 0; k < num_cons; k++)
3433 if (con_lst[k] == cfg->input_pins[i]) {
3434 index = k;
3435 goto found;
3436 }
c7d4b2fa 3437 }
314634bc
TI		 3438 continue;
3439 found:
3440 imux->items[imux->num_items].label = auto_pin_cfg_labels[i];
3441 imux->items[imux->num_items].index = index;
3442 imux->num_items++;
c7d4b2fa
M		 3443 }
3444
7b043899 3445 if (imux->num_items) {
62fe78e9
SR		 3446 /*
3447 * Set the current input for the muxes.
3448 * The STAC9221 has two input muxes with identical source
3449 * NID lists. Hopefully this won't get confused.
3450 */
3451 for (i = 0; i < spec->num_muxes; i++) {
82beb8fd
TI		 3452 snd_hda_codec_write_cache(codec, spec->mux_nids[i], 0,
3453 AC_VERB_SET_CONNECT_SEL,
3454 imux->items[0].index);
62fe78e9
SR		 3455 }
3456 }
3457
c7d4b2fa
M		 3458 return 0;
3459}
3460
c7d4b2fa
M		 3461static void stac92xx_auto_init_multi_out(struct hda_codec *codec)
3462{
3463 struct sigmatel_spec *spec = codec->spec;
3464 int i;
3465
3466 for (i = 0; i < spec->autocfg.line_outs; i++) {
3467 hda_nid_t nid = spec->autocfg.line_out_pins[i];
3468 stac92xx_auto_set_pinctl(codec, nid, AC_PINCTL_OUT_EN);
3469 }
3470}
3471
3472static void stac92xx_auto_init_hp_out(struct hda_codec *codec)
3473{
3474 struct sigmatel_spec *spec = codec->spec;
eb06ed8f 3475 int i;
c7d4b2fa 3476
eb06ed8f
TI		 3477 for (i = 0; i < spec->autocfg.hp_outs; i++) {
3478 hda_nid_t pin;
3479 pin = spec->autocfg.hp_pins[i];
3480 if (pin) /* connect to front */
3481 stac92xx_auto_set_pinctl(codec, pin, AC_PINCTL_OUT_EN | AC_PINCTL_HP_EN);
3482 }
3483 for (i = 0; i < spec->autocfg.speaker_outs; i++) {
3484 hda_nid_t pin;
3485 pin = spec->autocfg.speaker_pins[i];
3486 if (pin) /* connect to front */
3487 stac92xx_auto_set_pinctl(codec, pin, AC_PINCTL_OUT_EN);
3488 }
c7d4b2fa
M		 3489}
3490
3cc08dc6 3491static int stac92xx_parse_auto_config(struct hda_codec *codec, hda_nid_t dig_out, hda_nid_t dig_in)
c7d4b2fa
M		 3492{
3493 struct sigmatel_spec *spec = codec->spec;
3494 int err;
3495
8b65727b
MP		 3496 if ((err = snd_hda_parse_pin_def_config(codec,
3497 &spec->autocfg,
3498 spec->dmic_nids)) < 0)
c7d4b2fa 3499 return err;
82bc955f 3500 if (! spec->autocfg.line_outs)
869264c4 3501 return 0; /* can't find valid pin config */
19039bd0 3502
bcecd9bd
JZ		 3503 /* If we have no real line-out pin and multiple hp-outs, HPs should
3504 * be set up as multi-channel outputs.
3505 */
3506 if (spec->autocfg.line_out_type == AUTO_PIN_SPEAKER_OUT &&
3507 spec->autocfg.hp_outs > 1) {
3508 /* Copy hp_outs to line_outs, backup line_outs in
3509 * speaker_outs so that the following routines can handle
3510 * HP pins as primary outputs.
3511 */
c21ca4a8 3512 snd_printdd("stac92xx: Enabling multi-HPs workaround\n");
bcecd9bd
JZ		 3513 memcpy(spec->autocfg.speaker_pins, spec->autocfg.line_out_pins,
3514 sizeof(spec->autocfg.line_out_pins));
3515 spec->autocfg.speaker_outs = spec->autocfg.line_outs;
3516 memcpy(spec->autocfg.line_out_pins, spec->autocfg.hp_pins,
3517 sizeof(spec->autocfg.hp_pins));
3518 spec->autocfg.line_outs = spec->autocfg.hp_outs;
c21ca4a8
TI		 3519 spec->autocfg.line_out_type = AUTO_PIN_HP_OUT;
3520 spec->autocfg.hp_outs = 0;
bcecd9bd 3521 }
09a99959 3522 if (spec->autocfg.mono_out_pin) {
d0513fc6
MR		 3523 int dir = get_wcaps(codec, spec->autocfg.mono_out_pin) &
3524 (AC_WCAP_OUT_AMP | AC_WCAP_IN_AMP);
09a99959
MR		 3525 u32 caps = query_amp_caps(codec,
3526 spec->autocfg.mono_out_pin, dir);
3527 hda_nid_t conn_list[1];
3528
3529 /* get the mixer node and then the mono mux if it exists */
3530 if (snd_hda_get_connections(codec,
3531 spec->autocfg.mono_out_pin, conn_list, 1) &&
3532 snd_hda_get_connections(codec, conn_list[0],
3533 conn_list, 1)) {
3534
3535 int wcaps = get_wcaps(codec, conn_list[0]);
3536 int wid_type = (wcaps & AC_WCAP_TYPE)
3537 >> AC_WCAP_TYPE_SHIFT;
3538 /* LR swap check, some stac925x have a mux that
3539 * changes the DACs output path instead of the
3540 * mono-mux path.
3541 */
3542 if (wid_type == AC_WID_AUD_SEL &&
3543 !(wcaps & AC_WCAP_LR_SWAP))
3544 spec->mono_nid = conn_list[0];
3545 }
d0513fc6
MR		 3546 if (dir) {
3547 hda_nid_t nid = spec->autocfg.mono_out_pin;
3548
3549 /* most mono outs have a least a mute/unmute switch */
3550 dir = (dir & AC_WCAP_OUT_AMP) ? HDA_OUTPUT : HDA_INPUT;
3551 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_MUTE,
3552 "Mono Playback Switch",
3553 HDA_COMPOSE_AMP_VAL(nid, 1, 0, dir));
09a99959
MR		 3554 if (err < 0)
3555 return err;
d0513fc6
MR		 3556 /* check for volume support for the amp */
3557 if ((caps & AC_AMPCAP_NUM_STEPS)
3558 >> AC_AMPCAP_NUM_STEPS_SHIFT) {
3559 err = stac92xx_add_control(spec,
3560 STAC_CTL_WIDGET_VOL,
3561 "Mono Playback Volume",
3562 HDA_COMPOSE_AMP_VAL(nid, 1, 0, dir));
3563 if (err < 0)
3564 return err;
3565 }
09a99959
MR		 3566 }
3567
3568 stac92xx_auto_set_pinctl(codec, spec->autocfg.mono_out_pin,
3569 AC_PINCTL_OUT_EN);
3570 }
bcecd9bd 3571
c21ca4a8
TI		 3572 if (!spec->multiout.num_dacs) {
3573 err = stac92xx_auto_fill_dac_nids(codec);
3574 if (err < 0)
19039bd0 3575 return err;
c9280d68
TI		 3576 err = stac92xx_auto_create_multi_out_ctls(codec,
3577 &spec->autocfg);
3578 if (err < 0)
3579 return err;
c21ca4a8 3580 }
c7d4b2fa 3581
1cd2224c
MR		 3582 /* setup analog beep controls */
3583 if (spec->anabeep_nid > 0) {
3584 err = stac92xx_auto_create_beep_ctls(codec,
3585 spec->anabeep_nid);
3586 if (err < 0)
3587 return err;
3588 }
3589
3590 /* setup digital beep controls and input device */
3591#ifdef CONFIG_SND_HDA_INPUT_BEEP
3592 if (spec->digbeep_nid > 0) {
3593 hda_nid_t nid = spec->digbeep_nid;
4d4e9bb3 3594 unsigned int caps;
1cd2224c
MR		 3595
3596 err = stac92xx_auto_create_beep_ctls(codec, nid);
3597 if (err < 0)
3598 return err;
3599 err = snd_hda_attach_beep_device(codec, nid);
3600 if (err < 0)
3601 return err;
4d4e9bb3
TI		 3602 /* if no beep switch is available, make its own one */
3603 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3604 if (codec->beep &&
3605 !((caps & AC_AMPCAP_MUTE) >> AC_AMPCAP_MUTE_SHIFT)) {
3606 err = stac92xx_beep_switch_ctl(codec);
3607 if (err < 0)
3608 return err;
3609 }
1cd2224c
MR		 3610 }
3611#endif
3612
0fb87bb4
ML		 3613 err = stac92xx_auto_create_hp_ctls(codec, &spec->autocfg);
3614
3615 if (err < 0)
3616 return err;
3617
3618 err = stac92xx_auto_create_analog_input_ctls(codec, &spec->autocfg);
3619
3620 if (err < 0)
c7d4b2fa
M		 3621 return err;
3622
b22b4821
MR		 3623 if (spec->mono_nid > 0) {
3624 err = stac92xx_auto_create_mono_output_ctls(codec);
3625 if (err < 0)
3626 return err;
3627 }
2a9c7816 3628 if (spec->num_amps > 0) {
89385035
MR		 3629 err = stac92xx_auto_create_amp_output_ctls(codec);
3630 if (err < 0)
3631 return err;
3632 }
2a9c7816 3633 if (spec->num_dmics > 0 && !spec->dinput_mux)
8b65727b
MP		 3634 if ((err = stac92xx_auto_create_dmic_input_ctls(codec,
3635 &spec->autocfg)) < 0)
3636 return err;
4682eee0
MR		 3637 if (spec->num_muxes > 0) {
3638 err = stac92xx_auto_create_mux_input_ctls(codec);
3639 if (err < 0)
3640 return err;
3641 }
d9737751
MR		 3642 if (spec->num_smuxes > 0) {
3643 err = stac92xx_auto_create_spdif_mux_ctls(codec);
3644 if (err < 0)
3645 return err;
3646 }
8b65727b 3647
c7d4b2fa 3648 spec->multiout.max_channels = spec->multiout.num_dacs * 2;
403d1944 3649 if (spec->multiout.max_channels > 2)
c7d4b2fa 3650 spec->surr_switch = 1;
c7d4b2fa 3651
82bc955f 3652 if (spec->autocfg.dig_out_pin)
3cc08dc6 3653 spec->multiout.dig_out_nid = dig_out;
d0513fc6 3654 if (dig_in && spec->autocfg.dig_in_pin)
3cc08dc6 3655 spec->dig_in_nid = dig_in;
c7d4b2fa 3656
603c4019
TI		 3657 if (spec->kctls.list)
3658 spec->mixers[spec->num_mixers++] = spec->kctls.list;
c7d4b2fa
M		 3659
3660 spec->input_mux = &spec->private_imux;
f8ccbf65
MR		 3661 if (!spec->dinput_mux)
3662 spec->dinput_mux = &spec->private_dimux;
d9737751 3663 spec->sinput_mux = &spec->private_smux;
b22b4821 3664 spec->mono_mux = &spec->private_mono_mux;
89385035 3665 spec->amp_mux = &spec->private_amp_mux;
c7d4b2fa
M		 3666 return 1;
3667}
3668
82bc955f
TI		 3669/* add playback controls for HP output */
3670static int stac9200_auto_create_hp_ctls(struct hda_codec *codec,
3671 struct auto_pin_cfg *cfg)
3672{
3673 struct sigmatel_spec *spec = codec->spec;
eb06ed8f 3674 hda_nid_t pin = cfg->hp_pins[0];
82bc955f
TI		 3675 unsigned int wid_caps;
3676
3677 if (! pin)
3678 return 0;
3679
3680 wid_caps = get_wcaps(codec, pin);
505cb341 3681 if (wid_caps & AC_WCAP_UNSOL_CAP)
82bc955f 3682 spec->hp_detect = 1;
82bc955f
TI		 3683
3684 return 0;
3685}
3686
160ea0dc
RF		 3687/* add playback controls for LFE output */
3688static int stac9200_auto_create_lfe_ctls(struct hda_codec *codec,
3689 struct auto_pin_cfg *cfg)
3690{
3691 struct sigmatel_spec *spec = codec->spec;
3692 int err;
3693 hda_nid_t lfe_pin = 0x0;
3694 int i;
3695
3696 /*
3697 * search speaker outs and line outs for a mono speaker pin
3698 * with an amp. If one is found, add LFE controls
3699 * for it.
3700 */
3701 for (i = 0; i < spec->autocfg.speaker_outs && lfe_pin == 0x0; i++) {
3702 hda_nid_t pin = spec->autocfg.speaker_pins[i];
64ed0dfd 3703 unsigned int wcaps = get_wcaps(codec, pin);
160ea0dc
RF		 3704 wcaps &= (AC_WCAP_STEREO | AC_WCAP_OUT_AMP);
3705 if (wcaps == AC_WCAP_OUT_AMP)
3706 /* found a mono speaker with an amp, must be lfe */
3707 lfe_pin = pin;
3708 }
3709
3710 /* if speaker_outs is 0, then speakers may be in line_outs */
3711 if (lfe_pin == 0 && spec->autocfg.speaker_outs == 0) {
3712 for (i = 0; i < spec->autocfg.line_outs && lfe_pin == 0x0; i++) {
3713 hda_nid_t pin = spec->autocfg.line_out_pins[i];
64ed0dfd 3714 unsigned int defcfg;
8b551785 3715 defcfg = snd_hda_codec_read(codec, pin, 0,
160ea0dc
RF		 3716 AC_VERB_GET_CONFIG_DEFAULT,
3717 0x00);
8b551785 3718 if (get_defcfg_device(defcfg) == AC_JACK_SPEAKER) {
64ed0dfd 3719 unsigned int wcaps = get_wcaps(codec, pin);
160ea0dc
RF		 3720 wcaps &= (AC_WCAP_STEREO | AC_WCAP_OUT_AMP);
3721 if (wcaps == AC_WCAP_OUT_AMP)
3722 /* found a mono speaker with an amp,
3723 must be lfe */
3724 lfe_pin = pin;
3725 }
3726 }
3727 }
3728
3729 if (lfe_pin) {
eb06ed8f 3730 err = create_controls(spec, "LFE", lfe_pin, 1);
160ea0dc
RF		 3731 if (err < 0)
3732 return err;
3733 }
3734
3735 return 0;
3736}
3737
c7d4b2fa
M		 3738static int stac9200_parse_auto_config(struct hda_codec *codec)
3739{
3740 struct sigmatel_spec *spec = codec->spec;
3741 int err;
3742
df694daa 3743 if ((err = snd_hda_parse_pin_def_config(codec, &spec->autocfg, NULL)) < 0)
c7d4b2fa
M		 3744 return err;
3745
3746 if ((err = stac92xx_auto_create_analog_input_ctls(codec, &spec->autocfg)) < 0)
3747 return err;
3748
82bc955f
TI		 3749 if ((err = stac9200_auto_create_hp_ctls(codec, &spec->autocfg)) < 0)
3750 return err;
3751
160ea0dc
RF		 3752 if ((err = stac9200_auto_create_lfe_ctls(codec, &spec->autocfg)) < 0)
3753 return err;
3754
355a0ec4
TI		 3755 if (spec->num_muxes > 0) {
3756 err = stac92xx_auto_create_mux_input_ctls(codec);
3757 if (err < 0)
3758 return err;
3759 }
3760
82bc955f 3761 if (spec->autocfg.dig_out_pin)
c7d4b2fa 3762 spec->multiout.dig_out_nid = 0x05;
82bc955f 3763 if (spec->autocfg.dig_in_pin)
c7d4b2fa 3764 spec->dig_in_nid = 0x04;
c7d4b2fa 3765
603c4019
TI		 3766 if (spec->kctls.list)
3767 spec->mixers[spec->num_mixers++] = spec->kctls.list;
c7d4b2fa
M		 3768
3769 spec->input_mux = &spec->private_imux;
8b65727b 3770 spec->dinput_mux = &spec->private_dimux;
c7d4b2fa
M		 3771
3772 return 1;
3773}
3774
62fe78e9
SR		 3775/*
3776 * Early 2006 Intel Macintoshes with STAC9220X5 codecs seem to have a
3777 * funky external mute control using GPIO pins.
3778 */
3779
76e1ddfb 3780static void stac_gpio_set(struct hda_codec *codec, unsigned int mask,
4fe5195c 3781 unsigned int dir_mask, unsigned int data)
62fe78e9
SR		 3782{
3783 unsigned int gpiostate, gpiomask, gpiodir;
3784
3785 gpiostate = snd_hda_codec_read(codec, codec->afg, 0,
3786 AC_VERB_GET_GPIO_DATA, 0);
4fe5195c 3787 gpiostate = (gpiostate & ~dir_mask) | (data & dir_mask);
62fe78e9
SR		 3788
3789 gpiomask = snd_hda_codec_read(codec, codec->afg, 0,
3790 AC_VERB_GET_GPIO_MASK, 0);
76e1ddfb 3791 gpiomask |= mask;
62fe78e9
SR		 3792
3793 gpiodir = snd_hda_codec_read(codec, codec->afg, 0,
3794 AC_VERB_GET_GPIO_DIRECTION, 0);
4fe5195c 3795 gpiodir |= dir_mask;
62fe78e9 3796
76e1ddfb 3797 /* Configure GPIOx as CMOS */
62fe78e9
SR		 3798 snd_hda_codec_write(codec, codec->afg, 0, 0x7e7, 0);
3799
3800 snd_hda_codec_write(codec, codec->afg, 0,
3801 AC_VERB_SET_GPIO_MASK, gpiomask);
76e1ddfb
TI		 3802 snd_hda_codec_read(codec, codec->afg, 0,
3803 AC_VERB_SET_GPIO_DIRECTION, gpiodir); /* sync */
62fe78e9
SR		 3804
3805 msleep(1);
3806
76e1ddfb
TI		 3807 snd_hda_codec_read(codec, codec->afg, 0,
3808 AC_VERB_SET_GPIO_DATA, gpiostate); /* sync */
62fe78e9
SR		 3809}
3810
74aeaabc
MR		 3811static int stac92xx_add_jack(struct hda_codec *codec,
3812 hda_nid_t nid, int type)
3813{
e4973e1e 3814#ifdef CONFIG_SND_JACK
74aeaabc
MR		 3815 struct sigmatel_spec *spec = codec->spec;
3816 struct sigmatel_jack *jack;
3817 int def_conf = snd_hda_codec_read(codec, nid,
3818 0, AC_VERB_GET_CONFIG_DEFAULT, 0);
3819 int connectivity = get_defcfg_connect(def_conf);
3820 char name[32];
3821
3822 if (connectivity && connectivity != AC_JACK_PORT_FIXED)
3823 return 0;
3824
3825 snd_array_init(&spec->jacks, sizeof(*jack), 32);
3826 jack = snd_array_new(&spec->jacks);
3827 if (!jack)
3828 return -ENOMEM;
3829 jack->nid = nid;
3830 jack->type = type;
3831
3832 sprintf(name, "%s at %s %s Jack",
3833 snd_hda_get_jack_type(def_conf),
3834 snd_hda_get_jack_connectivity(def_conf),
3835 snd_hda_get_jack_location(def_conf));
3836
3837 return snd_jack_new(codec->bus->card, name, type, &jack->jack);
e4973e1e
TI		 3838#else
3839 return 0;
3840#endif
74aeaabc
MR		 3841}
3842
c6e4c666
TI		 3843static int stac_add_event(struct sigmatel_spec *spec, hda_nid_t nid,
3844 unsigned char type, int data)
74aeaabc
MR		 3845{
3846 struct sigmatel_event *event;
3847
3848 snd_array_init(&spec->events, sizeof(*event), 32);
3849 event = snd_array_new(&spec->events);
3850 if (!event)
3851 return -ENOMEM;
3852 event->nid = nid;
c6e4c666
TI		 3853 event->type = type;
3854 event->tag = spec->events.used;
74aeaabc
MR		 3855 event->data = data;
3856
c6e4c666 3857 return event->tag;
74aeaabc
MR		 3858}
3859
c6e4c666
TI		 3860static struct sigmatel_event *stac_get_event(struct hda_codec *codec,
3861 hda_nid_t nid, unsigned char type)
74aeaabc
MR		 3862{
3863 struct sigmatel_spec *spec = codec->spec;
c6e4c666
TI		 3864 struct sigmatel_event *event = spec->events.list;
3865 int i;
3866
3867 for (i = 0; i < spec->events.used; i++, event++) {
3868 if (event->nid == nid && event->type == type)
3869 return event;
74aeaabc 3870 }
c6e4c666 3871 return NULL;
74aeaabc
MR		 3872}
3873
c6e4c666
TI		 3874static struct sigmatel_event *stac_get_event_from_tag(struct hda_codec *codec,
3875 unsigned char tag)
314634bc 3876{
c6e4c666
TI		 3877 struct sigmatel_spec *spec = codec->spec;
3878 struct sigmatel_event *event = spec->events.list;
3879 int i;
3880
3881 for (i = 0; i < spec->events.used; i++, event++) {
3882 if (event->tag == tag)
3883 return event;
74aeaabc 3884 }
c6e4c666
TI		 3885 return NULL;
3886}
3887
3888static void enable_pin_detect(struct hda_codec *codec, hda_nid_t nid,
3889 unsigned int type)
3890{
3891 struct sigmatel_event *event;
3892 int tag;
3893
3894 if (!(get_wcaps(codec, nid) & AC_WCAP_UNSOL_CAP))
3895 return;
3896 event = stac_get_event(codec, nid, type);
3897 if (event)
3898 tag = event->tag;
3899 else
3900 tag = stac_add_event(codec->spec, nid, type, 0);
3901 if (tag < 0)
3902 return;
3903 snd_hda_codec_write_cache(codec, nid, 0,
3904 AC_VERB_SET_UNSOLICITED_ENABLE,
3905 AC_USRSP_EN | tag);
314634bc
TI		 3906}
3907
a64135a2
MR		 3908static int is_nid_hp_pin(struct auto_pin_cfg *cfg, hda_nid_t nid)
3909{
3910 int i;
3911 for (i = 0; i < cfg->hp_outs; i++)
3912 if (cfg->hp_pins[i] == nid)
3913 return 1; /* nid is a HP-Out */
3914
3915 return 0; /* nid is not a HP-Out */
3916};
3917
b76c850f
MR		 3918static void stac92xx_power_down(struct hda_codec *codec)
3919{
3920 struct sigmatel_spec *spec = codec->spec;
3921
3922 /* power down inactive DACs */
3923 hda_nid_t *dac;
3924 for (dac = spec->dac_list; *dac; dac++)
c21ca4a8 3925 if (!check_all_dac_nids(spec, *dac))
8c2f767b 3926 snd_hda_codec_write(codec, *dac, 0,
b76c850f
MR		 3927 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
3928}
3929
f73d3585
TI		 3930static void stac_toggle_power_map(struct hda_codec *codec, hda_nid_t nid,
3931 int enable);
3932
c7d4b2fa
M		 3933static int stac92xx_init(struct hda_codec *codec)
3934{
3935 struct sigmatel_spec *spec = codec->spec;
82bc955f 3936 struct auto_pin_cfg *cfg = &spec->autocfg;
f73d3585 3937 unsigned int gpio;
e4973e1e 3938 int i;
c7d4b2fa 3939
c7d4b2fa
M		 3940 snd_hda_sequence_write(codec, spec->init);
3941
8daaaa97
MR		 3942 /* power down adcs initially */
3943 if (spec->powerdown_adcs)
3944 for (i = 0; i < spec->num_adcs; i++)
8c2f767b 3945 snd_hda_codec_write(codec,
8daaaa97
MR		 3946 spec->adc_nids[i], 0,
3947 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
f73d3585
TI		 3948
3949 /* set up GPIO */
3950 gpio = spec->gpio_data;
3951 /* turn on EAPD statically when spec->eapd_switch isn't set.
3952 * otherwise, unsol event will turn it on/off dynamically
3953 */
3954 if (!spec->eapd_switch)
3955 gpio |= spec->eapd_mask;
3956 stac_gpio_set(codec, spec->gpio_mask, spec->gpio_dir, gpio);
3957
82bc955f
TI		 3958 /* set up pins */
3959 if (spec->hp_detect) {
505cb341 3960 /* Enable unsolicited responses on the HP widget */
74aeaabc 3961 for (i = 0; i < cfg->hp_outs; i++) {
74aeaabc 3962 hda_nid_t nid = cfg->hp_pins[i];
c6e4c666 3963 enable_pin_detect(codec, nid, STAC_HP_EVENT);
74aeaabc 3964 }
0a07acaf
TI		 3965 /* force to enable the first line-out; the others are set up
3966 * in unsol_event
3967 */
3968 stac92xx_auto_set_pinctl(codec, spec->autocfg.line_out_pins[0],
74aeaabc 3969 AC_PINCTL_OUT_EN);
82bc955f 3970 /* fake event to set up pins */
c6e4c666
TI		 3971 stac_issue_unsol_event(codec, spec->autocfg.hp_pins[0],
3972 STAC_HP_EVENT);
82bc955f
TI		 3973 } else {
3974 stac92xx_auto_init_multi_out(codec);
3975 stac92xx_auto_init_hp_out(codec);
12dde4c6
TI		 3976 for (i = 0; i < cfg->hp_outs; i++)
3977 stac_toggle_power_map(codec, cfg->hp_pins[i], 1);
82bc955f
TI		 3978 }
3979 for (i = 0; i < AUTO_PIN_LAST; i++) {
c960a03b
TI		 3980 hda_nid_t nid = cfg->input_pins[i];
3981 if (nid) {
12dde4c6 3982 unsigned int pinctl, conf;
4f1e6bc3
TI		 3983 if (i == AUTO_PIN_MIC || i == AUTO_PIN_FRONT_MIC) {
3984 /* for mic pins, force to initialize */
3985 pinctl = stac92xx_get_vref(codec, nid);
12dde4c6
TI		 3986 pinctl |= AC_PINCTL_IN_EN;
3987 stac92xx_auto_set_pinctl(codec, nid, pinctl);
4f1e6bc3
TI		 3988 } else {
3989 pinctl = snd_hda_codec_read(codec, nid, 0,
3990 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
3991 /* if PINCTL already set then skip */
12dde4c6
TI		 3992 if (!(pinctl & AC_PINCTL_IN_EN)) {
3993 pinctl |= AC_PINCTL_IN_EN;
3994 stac92xx_auto_set_pinctl(codec, nid,
3995 pinctl);
3996 }
3997 }
3998 conf = snd_hda_codec_read(codec, nid, 0,
3999 AC_VERB_GET_CONFIG_DEFAULT, 0);
4000 if (get_defcfg_connect(conf) != AC_JACK_PORT_FIXED) {
4001 enable_pin_detect(codec, nid,
4002 STAC_INSERT_EVENT);
4003 stac_issue_unsol_event(codec, nid,
4004 STAC_INSERT_EVENT);
4f1e6bc3 4005 }
c960a03b 4006 }
82bc955f 4007 }
a64135a2
MR		 4008 for (i = 0; i < spec->num_dmics; i++)
4009 stac92xx_auto_set_pinctl(codec, spec->dmic_nids[i],
4010 AC_PINCTL_IN_EN);
f73d3585
TI		 4011 if (cfg->dig_out_pin)
4012 stac92xx_auto_set_pinctl(codec, cfg->dig_out_pin,
4013 AC_PINCTL_OUT_EN);
4014 if (cfg->dig_in_pin)
4015 stac92xx_auto_set_pinctl(codec, cfg->dig_in_pin,
4016 AC_PINCTL_IN_EN);
a64135a2 4017 for (i = 0; i < spec->num_pwrs; i++) {
f73d3585
TI		 4018 hda_nid_t nid = spec->pwr_nids[i];
4019 int pinctl, def_conf;
f73d3585 4020
eb632128
TI		 4021 /* power on when no jack detection is available */
4022 if (!spec->hp_detect) {
4023 stac_toggle_power_map(codec, nid, 1);
4024 continue;
4025 }
4026
4027 if (is_nid_hp_pin(cfg, nid))
f73d3585
TI		 4028 continue; /* already has an unsol event */
4029
4030 pinctl = snd_hda_codec_read(codec, nid, 0,
4031 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
a64135a2
MR		 4032 /* outputs are only ports capable of power management
4033 * any attempts on powering down a input port cause the
4034 * referenced VREF to act quirky.
4035 */
eb632128
TI		 4036 if (pinctl & AC_PINCTL_IN_EN) {
4037 stac_toggle_power_map(codec, nid, 1);
a64135a2 4038 continue;
eb632128 4039 }
f73d3585
TI		 4040 def_conf = snd_hda_codec_read(codec, nid, 0,
4041 AC_VERB_GET_CONFIG_DEFAULT, 0);
4042 def_conf = get_defcfg_connect(def_conf);
aafc4412
MR		 4043 /* skip any ports that don't have jacks since presence
4044 * detection is useless */
f73d3585
TI		 4045 if (def_conf != AC_JACK_PORT_COMPLEX) {
4046 if (def_conf != AC_JACK_PORT_NONE)
4047 stac_toggle_power_map(codec, nid, 1);
bce6c2b5 4048 continue;
f73d3585 4049 }
12dde4c6
TI		 4050 if (!stac_get_event(codec, nid, STAC_INSERT_EVENT)) {
4051 enable_pin_detect(codec, nid, STAC_PWR_EVENT);
4052 stac_issue_unsol_event(codec, nid, STAC_PWR_EVENT);
4053 }
a64135a2 4054 }
b76c850f
MR		 4055 if (spec->dac_list)
4056 stac92xx_power_down(codec);
c7d4b2fa
M		 4057 return 0;
4058}
4059
74aeaabc
MR		 4060static void stac92xx_free_jacks(struct hda_codec *codec)
4061{
e4973e1e 4062#ifdef CONFIG_SND_JACK
b94d3539 4063 /* free jack instances manually when clearing/reconfiguring */
74aeaabc 4064 struct sigmatel_spec *spec = codec->spec;
b94d3539 4065 if (!codec->bus->shutdown && spec->jacks.list) {
74aeaabc
MR		 4066 struct sigmatel_jack *jacks = spec->jacks.list;
4067 int i;
4068 for (i = 0; i < spec->jacks.used; i++)
4069 snd_device_free(codec->bus->card, &jacks[i].jack);
4070 }
4071 snd_array_free(&spec->jacks);
e4973e1e 4072#endif
74aeaabc
MR		 4073}
4074
603c4019
TI		 4075static void stac92xx_free_kctls(struct hda_codec *codec)
4076{
4077 struct sigmatel_spec *spec = codec->spec;
4078
4079 if (spec->kctls.list) {
4080 struct snd_kcontrol_new *kctl = spec->kctls.list;
4081 int i;
4082 for (i = 0; i < spec->kctls.used; i++)
4083 kfree(kctl[i].name);
4084 }
4085 snd_array_free(&spec->kctls);
4086}
4087
2f2f4251
M		 4088static void stac92xx_free(struct hda_codec *codec)
4089{
c7d4b2fa 4090 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa
M		 4091
4092 if (! spec)
4093 return;
4094
af9f341a 4095 kfree(spec->pin_configs);
74aeaabc
MR		 4096 stac92xx_free_jacks(codec);
4097 snd_array_free(&spec->events);
11b44bbd 4098
c7d4b2fa 4099 kfree(spec);
1cd2224c 4100 snd_hda_detach_beep_device(codec);
2f2f4251
M		 4101}
4102
4e55096e
M		 4103static void stac92xx_set_pinctl(struct hda_codec *codec, hda_nid_t nid,
4104 unsigned int flag)
4105{
4106 unsigned int pin_ctl = snd_hda_codec_read(codec, nid,
4107 0, AC_VERB_GET_PIN_WIDGET_CONTROL, 0x00);
7b043899 4108
f9acba43
TI		 4109 if (pin_ctl & AC_PINCTL_IN_EN) {
4110 /*
4111 * we need to check the current set-up direction of
4112 * shared input pins since they can be switched via
4113 * "xxx as Output" mixer switch
4114 */
4115 struct sigmatel_spec *spec = codec->spec;
c21ca4a8 4116 if (nid == spec->line_switch || nid == spec->mic_switch)
f9acba43
TI		 4117 return;
4118 }
4119
7b043899
SL		 4120 /* if setting pin direction bits, clear the current
4121 direction bits first */
4122 if (flag & (AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN))
4123 pin_ctl &= ~(AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN);
4124
82beb8fd 4125 snd_hda_codec_write_cache(codec, nid, 0,
4e55096e
M		 4126 AC_VERB_SET_PIN_WIDGET_CONTROL,
4127 pin_ctl | flag);
4128}
4129
4130static void stac92xx_reset_pinctl(struct hda_codec *codec, hda_nid_t nid,
4131 unsigned int flag)
4132{
4133 unsigned int pin_ctl = snd_hda_codec_read(codec, nid,
4134 0, AC_VERB_GET_PIN_WIDGET_CONTROL, 0x00);
82beb8fd 4135 snd_hda_codec_write_cache(codec, nid, 0,
4e55096e
M		 4136 AC_VERB_SET_PIN_WIDGET_CONTROL,
4137 pin_ctl & ~flag);
4138}
4139
e6e3ea25 4140static int get_pin_presence(struct hda_codec *codec, hda_nid_t nid)
314634bc
TI		 4141{
4142 if (!nid)
4143 return 0;
4144 if (snd_hda_codec_read(codec, nid, 0, AC_VERB_GET_PIN_SENSE, 0x00)
e6e3ea25
TI		 4145 & (1 << 31))
4146 return 1;
314634bc
TI		 4147 return 0;
4148}
4149
d7a89436
TI		 4150/* return non-zero if the hp-pin of the given array index isn't
4151 * a jack-detection target
4152 */
4153static int no_hp_sensing(struct sigmatel_spec *spec, int i)
4154{
4155 struct auto_pin_cfg *cfg = &spec->autocfg;
4156
4157 /* ignore sensing of shared line and mic jacks */
c21ca4a8 4158 if (cfg->hp_pins[i] == spec->line_switch)
d7a89436 4159 return 1;
c21ca4a8 4160 if (cfg->hp_pins[i] == spec->mic_switch)
d7a89436
TI		 4161 return 1;
4162 /* ignore if the pin is set as line-out */
4163 if (cfg->hp_pins[i] == spec->hp_switch)
4164 return 1;
4165 return 0;
4166}
4167
c6e4c666 4168static void stac92xx_hp_detect(struct hda_codec *codec)
4e55096e
M		 4169{
4170 struct sigmatel_spec *spec = codec->spec;
4171 struct auto_pin_cfg *cfg = &spec->autocfg;
4172 int i, presence;
4173
eb06ed8f 4174 presence = 0;
4fe5195c
MR		 4175 if (spec->gpio_mute)
4176 presence = !(snd_hda_codec_read(codec, codec->afg, 0,
4177 AC_VERB_GET_GPIO_DATA, 0) & spec->gpio_mute);
4178
eb06ed8f 4179 for (i = 0; i < cfg->hp_outs; i++) {
314634bc
TI		 4180 if (presence)
4181 break;
d7a89436
TI		 4182 if (no_hp_sensing(spec, i))
4183 continue;
e6e3ea25
TI		 4184 presence = get_pin_presence(codec, cfg->hp_pins[i]);
4185 if (presence) {
4186 unsigned int pinctl;
4187 pinctl = snd_hda_codec_read(codec, cfg->hp_pins[i], 0,
4188 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4189 if (pinctl & AC_PINCTL_IN_EN)
4190 presence = 0; /* mic- or line-input */
4191 }
eb06ed8f 4192 }
4e55096e
M		 4193
4194 if (presence) {
d7a89436 4195 /* disable lineouts */
7c2ba97b 4196 if (spec->hp_switch)
d7a89436
TI		 4197 stac92xx_reset_pinctl(codec, spec->hp_switch,
4198 AC_PINCTL_OUT_EN);
4e55096e
M		 4199 for (i = 0; i < cfg->line_outs; i++)
4200 stac92xx_reset_pinctl(codec, cfg->line_out_pins[i],
4201 AC_PINCTL_OUT_EN);
eb06ed8f
TI		 4202 for (i = 0; i < cfg->speaker_outs; i++)
4203 stac92xx_reset_pinctl(codec, cfg->speaker_pins[i],
4204 AC_PINCTL_OUT_EN);
c0cea0d0 4205 if (spec->eapd_mask && spec->eapd_switch)
0fc9dec4
MR		 4206 stac_gpio_set(codec, spec->gpio_mask,
4207 spec->gpio_dir, spec->gpio_data &
4208 ~spec->eapd_mask);
4e55096e 4209 } else {
d7a89436 4210 /* enable lineouts */
7c2ba97b 4211 if (spec->hp_switch)
d7a89436
TI		 4212 stac92xx_set_pinctl(codec, spec->hp_switch,
4213 AC_PINCTL_OUT_EN);
4e55096e
M		 4214 for (i = 0; i < cfg->line_outs; i++)
4215 stac92xx_set_pinctl(codec, cfg->line_out_pins[i],
4216 AC_PINCTL_OUT_EN);
eb06ed8f
TI		 4217 for (i = 0; i < cfg->speaker_outs; i++)
4218 stac92xx_set_pinctl(codec, cfg->speaker_pins[i],
4219 AC_PINCTL_OUT_EN);
c0cea0d0 4220 if (spec->eapd_mask && spec->eapd_switch)
0fc9dec4
MR		 4221 stac_gpio_set(codec, spec->gpio_mask,
4222 spec->gpio_dir, spec->gpio_data |
4223 spec->eapd_mask);
4e55096e 4224 }
d7a89436
TI		 4225 /* toggle hp outs */
4226 for (i = 0; i < cfg->hp_outs; i++) {
4227 unsigned int val = AC_PINCTL_OUT_EN | AC_PINCTL_HP_EN;
4228 if (no_hp_sensing(spec, i))
4229 continue;
4230 if (presence)
4231 stac92xx_set_pinctl(codec, cfg->hp_pins[i], val);
8317e0b0
TI		 4232#if 0 /* FIXME */
4233/* Resetting the pinctl like below may lead to (a sort of) regressions
4234 * on some devices since they use the HP pin actually for line/speaker
4235 * outs although the default pin config shows a different pin (that is
4236 * wrong and useless).
4237 *
4238 * So, it's basically a problem of default pin configs, likely a BIOS issue.
4239 * But, disabling the code below just works around it, and I'm too tired of
4240 * bug reports with such devices...
4241 */
d7a89436
TI		 4242 else
4243 stac92xx_reset_pinctl(codec, cfg->hp_pins[i], val);
8317e0b0 4244#endif /* FIXME */
d7a89436 4245 }
4e55096e
M		 4246}
4247
f73d3585
TI		 4248static void stac_toggle_power_map(struct hda_codec *codec, hda_nid_t nid,
4249 int enable)
a64135a2
MR		 4250{
4251 struct sigmatel_spec *spec = codec->spec;
f73d3585
TI		 4252 unsigned int idx, val;
4253
4254 for (idx = 0; idx < spec->num_pwrs; idx++) {
4255 if (spec->pwr_nids[idx] == nid)
4256 break;
4257 }
4258 if (idx >= spec->num_pwrs)
4259 return;
d0513fc6
MR		 4260
4261 /* several codecs have two power down bits */
4262 if (spec->pwr_mapping)
4263 idx = spec->pwr_mapping[idx];
4264 else
4265 idx = 1 << idx;
a64135a2 4266
f73d3585
TI		 4267 val = snd_hda_codec_read(codec, codec->afg, 0, 0x0fec, 0x0) & 0xff;
4268 if (enable)
a64135a2
MR		 4269 val &= ~idx;
4270 else
4271 val |= idx;
4272
4273 /* power down unused output ports */
4274 snd_hda_codec_write(codec, codec->afg, 0, 0x7ec, val);
74aeaabc
MR		 4275}
4276
f73d3585
TI		 4277static void stac92xx_pin_sense(struct hda_codec *codec, hda_nid_t nid)
4278{
e6e3ea25 4279 stac_toggle_power_map(codec, nid, get_pin_presence(codec, nid));
f73d3585 4280}
a64135a2 4281
74aeaabc
MR		 4282static void stac92xx_report_jack(struct hda_codec *codec, hda_nid_t nid)
4283{
4284 struct sigmatel_spec *spec = codec->spec;
4285 struct sigmatel_jack *jacks = spec->jacks.list;
4286
4287 if (jacks) {
4288 int i;
4289 for (i = 0; i < spec->jacks.used; i++) {
4290 if (jacks->nid == nid) {
4291 unsigned int pin_ctl =
4292 snd_hda_codec_read(codec, nid,
4293 0, AC_VERB_GET_PIN_WIDGET_CONTROL,
4294 0x00);
4295 int type = jacks->type;
4296 if (type == (SND_JACK_LINEOUT
4297 | SND_JACK_HEADPHONE))
4298 type = (pin_ctl & AC_PINCTL_HP_EN)
4299 ? SND_JACK_HEADPHONE : SND_JACK_LINEOUT;
4300 snd_jack_report(jacks->jack,
e6e3ea25 4301 get_pin_presence(codec, nid)
74aeaabc
MR		 4302 ? type : 0);
4303 }
4304 jacks++;
4305 }
4306 }
4307}
a64135a2 4308
c6e4c666
TI		 4309static void stac_issue_unsol_event(struct hda_codec *codec, hda_nid_t nid,
4310 unsigned char type)
4311{
4312 struct sigmatel_event *event = stac_get_event(codec, nid, type);
4313 if (!event)
4314 return;
4315 codec->patch_ops.unsol_event(codec, (unsigned)event->tag << 26);
4316}
4317
314634bc
TI		 4318static void stac92xx_unsol_event(struct hda_codec *codec, unsigned int res)
4319{
a64135a2 4320 struct sigmatel_spec *spec = codec->spec;
c6e4c666
TI		 4321 struct sigmatel_event *event;
4322 int tag, data;
a64135a2 4323
c6e4c666
TI		 4324 tag = (res >> 26) & 0x7f;
4325 event = stac_get_event_from_tag(codec, tag);
4326 if (!event)
4327 return;
4328
4329 switch (event->type) {
314634bc 4330 case STAC_HP_EVENT:
c6e4c666 4331 stac92xx_hp_detect(codec);
a64135a2 4332 /* fallthru */
74aeaabc 4333 case STAC_INSERT_EVENT:
a64135a2 4334 case STAC_PWR_EVENT:
c6e4c666
TI		 4335 if (spec->num_pwrs > 0)
4336 stac92xx_pin_sense(codec, event->nid);
4337 stac92xx_report_jack(codec, event->nid);
72474be6 4338 break;
c6e4c666
TI		 4339 case STAC_VREF_EVENT:
4340 data = snd_hda_codec_read(codec, codec->afg, 0,
4341 AC_VERB_GET_GPIO_DATA, 0);
72474be6
MR		 4342 /* toggle VREF state based on GPIOx status */
4343 snd_hda_codec_write(codec, codec->afg, 0, 0x7e0,
c6e4c666 4344 !!(data & (1 << event->data)));
72474be6 4345 break;
314634bc
TI		 4346 }
4347}
4348
2d34e1b3
TI		 4349#ifdef CONFIG_PROC_FS
4350static void stac92hd_proc_hook(struct snd_info_buffer *buffer,
4351 struct hda_codec *codec, hda_nid_t nid)
4352{
4353 if (nid == codec->afg)
4354 snd_iprintf(buffer, "Power-Map: 0x%02x\n",
4355 snd_hda_codec_read(codec, nid, 0, 0x0fec, 0x0));
4356}
4357
4358static void analog_loop_proc_hook(struct snd_info_buffer *buffer,
4359 struct hda_codec *codec,
4360 unsigned int verb)
4361{
4362 snd_iprintf(buffer, "Analog Loopback: 0x%02x\n",
4363 snd_hda_codec_read(codec, codec->afg, 0, verb, 0));
4364}
4365
4366/* stac92hd71bxx, stac92hd73xx */
4367static void stac92hd7x_proc_hook(struct snd_info_buffer *buffer,
4368 struct hda_codec *codec, hda_nid_t nid)
4369{
4370 stac92hd_proc_hook(buffer, codec, nid);
4371 if (nid == codec->afg)
4372 analog_loop_proc_hook(buffer, codec, 0xfa0);
4373}
4374
4375static void stac9205_proc_hook(struct snd_info_buffer *buffer,
4376 struct hda_codec *codec, hda_nid_t nid)
4377{
4378 if (nid == codec->afg)
4379 analog_loop_proc_hook(buffer, codec, 0xfe0);
4380}
4381
4382static void stac927x_proc_hook(struct snd_info_buffer *buffer,
4383 struct hda_codec *codec, hda_nid_t nid)
4384{
4385 if (nid == codec->afg)
4386 analog_loop_proc_hook(buffer, codec, 0xfeb);
4387}
4388#else
4389#define stac92hd_proc_hook NULL
4390#define stac92hd7x_proc_hook NULL
4391#define stac9205_proc_hook NULL
4392#define stac927x_proc_hook NULL
4393#endif
4394
cb53c626 4395#ifdef SND_HDA_NEEDS_RESUME
ff6fdc37
M		 4396static int stac92xx_resume(struct hda_codec *codec)
4397{
dc81bed1
TI		 4398 struct sigmatel_spec *spec = codec->spec;
4399
11b44bbd 4400 stac92xx_set_config_regs(codec);
2c885878 4401 stac92xx_init(codec);
82beb8fd
TI		 4402 snd_hda_codec_resume_amp(codec);
4403 snd_hda_codec_resume_cache(codec);
2c885878 4404 /* fake event to set up pins again to override cached values */
dc81bed1 4405 if (spec->hp_detect)
c6e4c666
TI		 4406 stac_issue_unsol_event(codec, spec->autocfg.hp_pins[0],
4407 STAC_HP_EVENT);
ff6fdc37
M		 4408 return 0;
4409}
c6798d2b
MR		 4410
4411static int stac92xx_suspend(struct hda_codec *codec, pm_message_t state)
4412{
4413 struct sigmatel_spec *spec = codec->spec;
4414 if (spec->eapd_mask)
4415 stac_gpio_set(codec, spec->gpio_mask,
4416 spec->gpio_dir, spec->gpio_data &
4417 ~spec->eapd_mask);
4418 return 0;
4419}
ff6fdc37
M		 4420#endif
4421
2f2f4251
M		 4422static struct hda_codec_ops stac92xx_patch_ops = {
4423 .build_controls = stac92xx_build_controls,
4424 .build_pcms = stac92xx_build_pcms,
4425 .init = stac92xx_init,
4426 .free = stac92xx_free,
4e55096e 4427 .unsol_event = stac92xx_unsol_event,
cb53c626 4428#ifdef SND_HDA_NEEDS_RESUME
c6798d2b 4429 .suspend = stac92xx_suspend,
ff6fdc37
M		 4430 .resume = stac92xx_resume,
4431#endif
2f2f4251
M		 4432};
4433
4434static int patch_stac9200(struct hda_codec *codec)
4435{
4436 struct sigmatel_spec *spec;
c7d4b2fa 4437 int err;
2f2f4251 4438
e560d8d8 4439 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2f2f4251
M		 4440 if (spec == NULL)
4441 return -ENOMEM;
4442
4443 codec->spec = spec;
a4eed138 4444 spec->num_pins = ARRAY_SIZE(stac9200_pin_nids);
11b44bbd 4445 spec->pin_nids = stac9200_pin_nids;
f5fcc13c
TI		 4446 spec->board_config = snd_hda_check_board_config(codec, STAC_9200_MODELS,
4447 stac9200_models,
4448 stac9200_cfg_tbl);
11b44bbd
RF		 4449 if (spec->board_config < 0) {
4450 snd_printdd(KERN_INFO "hda_codec: Unknown model for STAC9200, using BIOS defaults\n");
4451 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI		 4452 } else
4453 err = stac_save_pin_cfgs(codec,
4454 stac9200_brd_tbl[spec->board_config]);
4455 if (err < 0) {
4456 stac92xx_free(codec);
4457 return err;
403d1944 4458 }
2f2f4251
M		 4459
4460 spec->multiout.max_channels = 2;
4461 spec->multiout.num_dacs = 1;
4462 spec->multiout.dac_nids = stac9200_dac_nids;
4463 spec->adc_nids = stac9200_adc_nids;
4464 spec->mux_nids = stac9200_mux_nids;
dabbed6f 4465 spec->num_muxes = 1;
8b65727b 4466 spec->num_dmics = 0;
9e05b7a3 4467 spec->num_adcs = 1;
a64135a2 4468 spec->num_pwrs = 0;
c7d4b2fa 4469
58eec423
MCC		 4470 if (spec->board_config == STAC_9200_M4 ||
4471 spec->board_config == STAC_9200_M4_2 ||
bf277785 4472 spec->board_config == STAC_9200_OQO)
1194b5b7
TI		 4473 spec->init = stac9200_eapd_init;
4474 else
4475 spec->init = stac9200_core_init;
2f2f4251 4476 spec->mixer = stac9200_mixer;
c7d4b2fa 4477
117f257d
TI		 4478 if (spec->board_config == STAC_9200_PANASONIC) {
4479 spec->gpio_mask = spec->gpio_dir = 0x09;
4480 spec->gpio_data = 0x00;
4481 }
4482
c7d4b2fa
M		 4483 err = stac9200_parse_auto_config(codec);
4484 if (err < 0) {
4485 stac92xx_free(codec);
4486 return err;
4487 }
2f2f4251 4488
2acc9dcb
TI		 4489 /* CF-74 has no headphone detection, and the driver should *NOT*
4490 * do detection and HP/speaker toggle because the hardware does it.
4491 */
4492 if (spec->board_config == STAC_9200_PANASONIC)
4493 spec->hp_detect = 0;
4494
2f2f4251
M		 4495 codec->patch_ops = stac92xx_patch_ops;
4496
4497 return 0;
4498}
4499
8e21c34c
TD		 4500static int patch_stac925x(struct hda_codec *codec)
4501{
4502 struct sigmatel_spec *spec;
4503 int err;
4504
4505 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
4506 if (spec == NULL)
4507 return -ENOMEM;
4508
4509 codec->spec = spec;
a4eed138 4510 spec->num_pins = ARRAY_SIZE(stac925x_pin_nids);
8e21c34c 4511 spec->pin_nids = stac925x_pin_nids;
9cb36c2a
MCC		 4512
4513 /* Check first for codec ID */
4514 spec->board_config = snd_hda_check_board_codec_sid_config(codec,
4515 STAC_925x_MODELS,
4516 stac925x_models,
4517 stac925x_codec_id_cfg_tbl);
4518
4519 /* Now checks for PCI ID, if codec ID is not found */
4520 if (spec->board_config < 0)
4521 spec->board_config = snd_hda_check_board_config(codec,
4522 STAC_925x_MODELS,
8e21c34c
TD		 4523 stac925x_models,
4524 stac925x_cfg_tbl);
9e507abd 4525 again:
8e21c34c 4526 if (spec->board_config < 0) {
9cb36c2a 4527 snd_printdd(KERN_INFO "hda_codec: Unknown model for STAC925x,"
2c11f955 4528 "using BIOS defaults\n");
8e21c34c 4529 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI		 4530 } else
4531 err = stac_save_pin_cfgs(codec,
4532 stac925x_brd_tbl[spec->board_config]);
4533 if (err < 0) {
4534 stac92xx_free(codec);
4535 return err;
8e21c34c
TD		 4536 }
4537
4538 spec->multiout.max_channels = 2;
4539 spec->multiout.num_dacs = 1;
4540 spec->multiout.dac_nids = stac925x_dac_nids;
4541 spec->adc_nids = stac925x_adc_nids;
4542 spec->mux_nids = stac925x_mux_nids;
4543 spec->num_muxes = 1;
9e05b7a3 4544 spec->num_adcs = 1;
a64135a2 4545 spec->num_pwrs = 0;
2c11f955
TD		 4546 switch (codec->vendor_id) {
4547 case 0x83847632: /* STAC9202 */
4548 case 0x83847633: /* STAC9202D */
4549 case 0x83847636: /* STAC9251 */
4550 case 0x83847637: /* STAC9251D */
f6e9852a 4551 spec->num_dmics = STAC925X_NUM_DMICS;
2c11f955 4552 spec->dmic_nids = stac925x_dmic_nids;
1697055e
TI		 4553 spec->num_dmuxes = ARRAY_SIZE(stac925x_dmux_nids);
4554 spec->dmux_nids = stac925x_dmux_nids;
2c11f955
TD		 4555 break;
4556 default:
4557 spec->num_dmics = 0;
4558 break;
4559 }
8e21c34c
TD		 4560
4561 spec->init = stac925x_core_init;
4562 spec->mixer = stac925x_mixer;
4563
4564 err = stac92xx_parse_auto_config(codec, 0x8, 0x7);
9e507abd
TI		 4565 if (!err) {
4566 if (spec->board_config < 0) {
4567 printk(KERN_WARNING "hda_codec: No auto-config is "
4568 "available, default to model=ref\n");
4569 spec->board_config = STAC_925x_REF;
4570 goto again;
4571 }
4572 err = -EINVAL;
4573 }
8e21c34c
TD		 4574 if (err < 0) {
4575 stac92xx_free(codec);
4576 return err;
4577 }
4578
4579 codec->patch_ops = stac92xx_patch_ops;
4580
4581 return 0;
4582}
4583
e1f0d669
MR		 4584static struct hda_input_mux stac92hd73xx_dmux = {
4585 .num_items = 4,
4586 .items = {
4587 { "Analog Inputs", 0x0b },
e1f0d669
MR		 4588 { "Digital Mic 1", 0x09 },
4589 { "Digital Mic 2", 0x0a },
2a9c7816 4590 { "CD", 0x08 },
e1f0d669
MR		 4591 }
4592};
4593
4594static int patch_stac92hd73xx(struct hda_codec *codec)
4595{
4596 struct sigmatel_spec *spec;
4597 hda_nid_t conn[STAC92HD73_DAC_COUNT + 2];
4598 int err = 0;
c21ca4a8 4599 int num_dacs;
e1f0d669
MR		 4600
4601 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
4602 if (spec == NULL)
4603 return -ENOMEM;
4604
4605 codec->spec = spec;
e99d32b3 4606 codec->slave_dig_outs = stac92hd73xx_slave_dig_outs;
e1f0d669
MR		 4607 spec->num_pins = ARRAY_SIZE(stac92hd73xx_pin_nids);
4608 spec->pin_nids = stac92hd73xx_pin_nids;
4609 spec->board_config = snd_hda_check_board_config(codec,
4610 STAC_92HD73XX_MODELS,
4611 stac92hd73xx_models,
4612 stac92hd73xx_cfg_tbl);
4613again:
4614 if (spec->board_config < 0) {
4615 snd_printdd(KERN_INFO "hda_codec: Unknown model for"
4616 " STAC92HD73XX, using BIOS defaults\n");
4617 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI		 4618 } else
4619 err = stac_save_pin_cfgs(codec,
4620 stac92hd73xx_brd_tbl[spec->board_config]);
4621 if (err < 0) {
4622 stac92xx_free(codec);
4623 return err;
e1f0d669
MR		 4624 }
4625
c21ca4a8 4626 num_dacs = snd_hda_get_connections(codec, 0x0a,
e1f0d669
MR		 4627 conn, STAC92HD73_DAC_COUNT + 2) - 1;
4628
c21ca4a8 4629 if (num_dacs < 3 || num_dacs > 5) {
e1f0d669
MR		 4630 printk(KERN_WARNING "hda_codec: Could not determine "
4631 "number of channels defaulting to DAC count\n");
c21ca4a8 4632 num_dacs = STAC92HD73_DAC_COUNT;
e1f0d669 4633 }
c21ca4a8 4634 switch (num_dacs) {
e1f0d669
MR		 4635 case 0x3: /* 6 Channel */
4636 spec->mixer = stac92hd73xx_6ch_mixer;
4637 spec->init = stac92hd73xx_6ch_core_init;
4638 break;
4639 case 0x4: /* 8 Channel */
e1f0d669
MR		 4640 spec->mixer = stac92hd73xx_8ch_mixer;
4641 spec->init = stac92hd73xx_8ch_core_init;
4642 break;
4643 case 0x5: /* 10 Channel */
e1f0d669
MR		 4644 spec->mixer = stac92hd73xx_10ch_mixer;
4645 spec->init = stac92hd73xx_10ch_core_init;
c21ca4a8
TI		 4646 }
4647 spec->multiout.dac_nids = spec->dac_nids;
e1f0d669 4648
e1f0d669
MR		 4649 spec->aloopback_mask = 0x01;
4650 spec->aloopback_shift = 8;
4651
1cd2224c 4652 spec->digbeep_nid = 0x1c;
e1f0d669
MR		 4653 spec->mux_nids = stac92hd73xx_mux_nids;
4654 spec->adc_nids = stac92hd73xx_adc_nids;
4655 spec->dmic_nids = stac92hd73xx_dmic_nids;
4656 spec->dmux_nids = stac92hd73xx_dmux_nids;
d9737751 4657 spec->smux_nids = stac92hd73xx_smux_nids;
89385035 4658 spec->amp_nids = stac92hd73xx_amp_nids;
2a9c7816 4659 spec->num_amps = ARRAY_SIZE(stac92hd73xx_amp_nids);
e1f0d669
MR		 4660
4661 spec->num_muxes = ARRAY_SIZE(stac92hd73xx_mux_nids);
4662 spec->num_adcs = ARRAY_SIZE(stac92hd73xx_adc_nids);
1697055e 4663 spec->num_dmuxes = ARRAY_SIZE(stac92hd73xx_dmux_nids);
2a9c7816
MR		 4664 memcpy(&spec->private_dimux, &stac92hd73xx_dmux,
4665 sizeof(stac92hd73xx_dmux));
4666
a7662640 4667 switch (spec->board_config) {
6b3ab21e 4668 case STAC_DELL_EQ:
d654a660 4669 spec->init = dell_eq_core_init;
6b3ab21e 4670 /* fallthru */
661cd8fb
TI		 4671 case STAC_DELL_M6_AMIC:
4672 case STAC_DELL_M6_DMIC:
4673 case STAC_DELL_M6_BOTH:
2a9c7816 4674 spec->num_smuxes = 0;
2a9c7816
MR		 4675 spec->mixer = &stac92hd73xx_6ch_mixer[DELL_M6_MIXER];
4676 spec->amp_nids = &stac92hd73xx_amp_nids[DELL_M6_AMP];
c0cea0d0 4677 spec->eapd_switch = 0;
2a9c7816 4678 spec->num_amps = 1;
6b3ab21e 4679
c21ca4a8 4680 if (spec->board_config != STAC_DELL_EQ)
6b3ab21e 4681 spec->init = dell_m6_core_init;
661cd8fb
TI		 4682 switch (spec->board_config) {
4683 case STAC_DELL_M6_AMIC: /* Analog Mics */
a7662640
MR		 4684 stac92xx_set_config_reg(codec, 0x0b, 0x90A70170);
4685 spec->num_dmics = 0;
2a9c7816 4686 spec->private_dimux.num_items = 1;
a7662640 4687 break;
661cd8fb 4688 case STAC_DELL_M6_DMIC: /* Digital Mics */
a7662640
MR		 4689 stac92xx_set_config_reg(codec, 0x13, 0x90A60160);
4690 spec->num_dmics = 1;
2a9c7816 4691 spec->private_dimux.num_items = 2;
a7662640 4692 break;
661cd8fb 4693 case STAC_DELL_M6_BOTH: /* Both */
a7662640
MR		 4694 stac92xx_set_config_reg(codec, 0x0b, 0x90A70170);
4695 stac92xx_set_config_reg(codec, 0x13, 0x90A60160);
4696 spec->num_dmics = 1;
2a9c7816 4697 spec->private_dimux.num_items = 2;
a7662640
MR		 4698 break;
4699 }
4700 break;
4701 default:
4702 spec->num_dmics = STAC92HD73XX_NUM_DMICS;
2a9c7816 4703 spec->num_smuxes = ARRAY_SIZE(stac92hd73xx_smux_nids);
c0cea0d0 4704 spec->eapd_switch = 1;
a7662640 4705 }
b2c4f4d7
MR		 4706 if (spec->board_config > STAC_92HD73XX_REF) {
4707 /* GPIO0 High = Enable EAPD */
4708 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x1;
4709 spec->gpio_data = 0x01;
4710 }
2a9c7816 4711 spec->dinput_mux = &spec->private_dimux;
a7662640 4712
a64135a2
MR		 4713 spec->num_pwrs = ARRAY_SIZE(stac92hd73xx_pwr_nids);
4714 spec->pwr_nids = stac92hd73xx_pwr_nids;
4715
d9737751 4716 err = stac92xx_parse_auto_config(codec, 0x25, 0x27);
e1f0d669
MR		 4717
4718 if (!err) {
4719 if (spec->board_config < 0) {
4720 printk(KERN_WARNING "hda_codec: No auto-config is "
4721 "available, default to model=ref\n");
4722 spec->board_config = STAC_92HD73XX_REF;
4723 goto again;
4724 }
4725 err = -EINVAL;
4726 }
4727
4728 if (err < 0) {
4729 stac92xx_free(codec);
4730 return err;
4731 }
4732
9e43f0de
TI		 4733 if (spec->board_config == STAC_92HD73XX_NO_JD)
4734 spec->hp_detect = 0;
4735
e1f0d669
MR		 4736 codec->patch_ops = stac92xx_patch_ops;
4737
2d34e1b3
TI		 4738 codec->proc_widget_hook = stac92hd7x_proc_hook;
4739
e1f0d669
MR		 4740 return 0;
4741}
4742
d0513fc6
MR		 4743static struct hda_input_mux stac92hd83xxx_dmux = {
4744 .num_items = 3,
4745 .items = {
4746 { "Analog Inputs", 0x03 },
4747 { "Digital Mic 1", 0x04 },
4748 { "Digital Mic 2", 0x05 },
4749 }
4750};
4751
4752static int patch_stac92hd83xxx(struct hda_codec *codec)
4753{
4754 struct sigmatel_spec *spec;
65557f35 4755 hda_nid_t conn[STAC92HD83_DAC_COUNT + 1];
d0513fc6 4756 int err;
65557f35 4757 int num_dacs;
d0513fc6
MR		 4758
4759 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
4760 if (spec == NULL)
4761 return -ENOMEM;
4762
4763 codec->spec = spec;
0ffa9807 4764 codec->slave_dig_outs = stac92hd83xxx_slave_dig_outs;
d0513fc6
MR		 4765 spec->mono_nid = 0x19;
4766 spec->digbeep_nid = 0x21;
4767 spec->dmic_nids = stac92hd83xxx_dmic_nids;
4768 spec->dmux_nids = stac92hd83xxx_dmux_nids;
4769 spec->adc_nids = stac92hd83xxx_adc_nids;
4770 spec->pwr_nids = stac92hd83xxx_pwr_nids;
c15c5060 4771 spec->amp_nids = stac92hd83xxx_amp_nids;
d0513fc6
MR		 4772 spec->pwr_mapping = stac92hd83xxx_pwr_mapping;
4773 spec->num_pwrs = ARRAY_SIZE(stac92hd83xxx_pwr_nids);
c21ca4a8 4774 spec->multiout.dac_nids = spec->dac_nids;
d0513fc6 4775
65557f35
MR		 4776
4777 /* set port 0xe to select the last DAC
4778 */
4779 num_dacs = snd_hda_get_connections(codec, 0x0e,
4780 conn, STAC92HD83_DAC_COUNT + 1) - 1;
4781
4782 snd_hda_codec_write_cache(codec, 0xe, 0,
4783 AC_VERB_SET_CONNECT_SEL, num_dacs);
4784
d0513fc6
MR		 4785 spec->init = stac92hd83xxx_core_init;
4786 switch (codec->vendor_id) {
4787 case 0x111d7605:
d0513fc6
MR		 4788 break;
4789 default:
4790 spec->num_pwrs--;
d0513fc6
MR		 4791 }
4792
4793 spec->mixer = stac92hd83xxx_mixer;
4794 spec->num_pins = ARRAY_SIZE(stac92hd83xxx_pin_nids);
4795 spec->num_dmuxes = ARRAY_SIZE(stac92hd83xxx_dmux_nids);
4796 spec->num_adcs = ARRAY_SIZE(stac92hd83xxx_adc_nids);
c15c5060 4797 spec->num_amps = ARRAY_SIZE(stac92hd83xxx_amp_nids);
d0513fc6
MR		 4798 spec->num_dmics = STAC92HD83XXX_NUM_DMICS;
4799 spec->dinput_mux = &stac92hd83xxx_dmux;
4800 spec->pin_nids = stac92hd83xxx_pin_nids;
4801 spec->board_config = snd_hda_check_board_config(codec,
4802 STAC_92HD83XXX_MODELS,
4803 stac92hd83xxx_models,
4804 stac92hd83xxx_cfg_tbl);
4805again:
4806 if (spec->board_config < 0) {
4807 snd_printdd(KERN_INFO "hda_codec: Unknown model for"
4808 " STAC92HD83XXX, using BIOS defaults\n");
4809 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI		 4810 } else
4811 err = stac_save_pin_cfgs(codec,
4812 stac92hd83xxx_brd_tbl[spec->board_config]);
4813 if (err < 0) {
4814 stac92xx_free(codec);
4815 return err;
d0513fc6
MR		 4816 }
4817
4818 err = stac92xx_parse_auto_config(codec, 0x1d, 0);
4819 if (!err) {
4820 if (spec->board_config < 0) {
4821 printk(KERN_WARNING "hda_codec: No auto-config is "
4822 "available, default to model=ref\n");
4823 spec->board_config = STAC_92HD83XXX_REF;
4824 goto again;
4825 }
4826 err = -EINVAL;
4827 }
4828
4829 if (err < 0) {
4830 stac92xx_free(codec);
4831 return err;
4832 }
4833
4834 codec->patch_ops = stac92xx_patch_ops;
4835
2d34e1b3
TI		 4836 codec->proc_widget_hook = stac92hd_proc_hook;
4837
d0513fc6
MR		 4838 return 0;
4839}
4840
4b33c767
MR		 4841static struct hda_input_mux stac92hd71bxx_dmux = {
4842 .num_items = 4,
4843 .items = {
4844 { "Analog Inputs", 0x00 },
4845 { "Mixer", 0x01 },
4846 { "Digital Mic 1", 0x02 },
4847 { "Digital Mic 2", 0x03 },
4848 }
4849};
4850
e035b841
MR		 4851static int patch_stac92hd71bxx(struct hda_codec *codec)
4852{
4853 struct sigmatel_spec *spec;
4854 int err = 0;
4855
4856 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
4857 if (spec == NULL)
4858 return -ENOMEM;
4859
4860 codec->spec = spec;
8daaaa97 4861 codec->patch_ops = stac92xx_patch_ops;
e035b841 4862 spec->num_pins = ARRAY_SIZE(stac92hd71bxx_pin_nids);
aafc4412 4863 spec->num_pwrs = ARRAY_SIZE(stac92hd71bxx_pwr_nids);
e035b841 4864 spec->pin_nids = stac92hd71bxx_pin_nids;
4b33c767
MR		 4865 memcpy(&spec->private_dimux, &stac92hd71bxx_dmux,
4866 sizeof(stac92hd71bxx_dmux));
e035b841
MR		 4867 spec->board_config = snd_hda_check_board_config(codec,
4868 STAC_92HD71BXX_MODELS,
4869 stac92hd71bxx_models,
4870 stac92hd71bxx_cfg_tbl);
4871again:
4872 if (spec->board_config < 0) {
4873 snd_printdd(KERN_INFO "hda_codec: Unknown model for"
4874 " STAC92HD71BXX, using BIOS defaults\n");
4875 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI		 4876 } else
4877 err = stac_save_pin_cfgs(codec,
4878 stac92hd71bxx_brd_tbl[spec->board_config]);
4879 if (err < 0) {
4880 stac92xx_free(codec);
4881 return err;
e035b841
MR		 4882 }
4883
41c3b648
TI		 4884 if (spec->board_config > STAC_92HD71BXX_REF) {
4885 /* GPIO0 = EAPD */
4886 spec->gpio_mask = 0x01;
4887 spec->gpio_dir = 0x01;
4888 spec->gpio_data = 0x01;
4889 }
4890
541eee87
MR		 4891 switch (codec->vendor_id) {
4892 case 0x111d76b6: /* 4 Port without Analog Mixer */
4893 case 0x111d76b7:
4894 case 0x111d76b4: /* 6 Port without Analog Mixer */
4895 case 0x111d76b5:
4896 spec->mixer = stac92hd71bxx_mixer;
4897 spec->init = stac92hd71bxx_core_init;
0ffa9807 4898 codec->slave_dig_outs = stac92hd71bxx_slave_dig_outs;
541eee87 4899 break;
aafc4412 4900 case 0x111d7608: /* 5 Port with Analog Mixer */
8e5f262b
TI		 4901 switch (spec->board_config) {
4902 case STAC_HP_M4:
72474be6 4903 /* Enable VREF power saving on GPIO1 detect */
c6e4c666
TI		 4904 err = stac_add_event(spec, codec->afg,
4905 STAC_VREF_EVENT, 0x02);
4906 if (err < 0)
4907 return err;
c5d08bb5 4908 snd_hda_codec_write_cache(codec, codec->afg, 0,
72474be6
MR		 4909 AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK, 0x02);
4910 snd_hda_codec_write_cache(codec, codec->afg, 0,
74aeaabc 4911 AC_VERB_SET_UNSOLICITED_ENABLE,
c6e4c666 4912 AC_USRSP_EN | err);
72474be6
MR		 4913 spec->gpio_mask |= 0x02;
4914 break;
4915 }
8daaaa97 4916 if ((codec->revision_id & 0xf) == 0 ||
8c2f767b 4917 (codec->revision_id & 0xf) == 1)
8daaaa97 4918 spec->stream_delay = 40; /* 40 milliseconds */
8daaaa97 4919
aafc4412
MR		 4920 /* no output amps */
4921 spec->num_pwrs = 0;
4922 spec->mixer = stac92hd71bxx_analog_mixer;
4b33c767 4923 spec->dinput_mux = &spec->private_dimux;
aafc4412
MR		 4924
4925 /* disable VSW */
4926 spec->init = &stac92hd71bxx_analog_core_init[HD_DISABLE_PORTF];
af9f341a 4927 stac_change_pin_config(codec, 0xf, 0x40f000f0);
aafc4412
MR		 4928 break;
4929 case 0x111d7603: /* 6 Port with Analog Mixer */
8c2f767b 4930 if ((codec->revision_id & 0xf) == 1)
8daaaa97 4931 spec->stream_delay = 40; /* 40 milliseconds */
8daaaa97 4932
aafc4412
MR		 4933 /* no output amps */
4934 spec->num_pwrs = 0;
4935 /* fallthru */
541eee87 4936 default:
4b33c767 4937 spec->dinput_mux = &spec->private_dimux;
541eee87
MR		 4938 spec->mixer = stac92hd71bxx_analog_mixer;
4939 spec->init = stac92hd71bxx_analog_core_init;
0ffa9807 4940 codec->slave_dig_outs = stac92hd71bxx_slave_dig_outs;
541eee87
MR		 4941 }
4942
4b33c767 4943 spec->aloopback_mask = 0x50;
541eee87
MR		 4944 spec->aloopback_shift = 0;
4945
8daaaa97 4946 spec->powerdown_adcs = 1;
1cd2224c 4947 spec->digbeep_nid = 0x26;
e035b841
MR		 4948 spec->mux_nids = stac92hd71bxx_mux_nids;
4949 spec->adc_nids = stac92hd71bxx_adc_nids;
4950 spec->dmic_nids = stac92hd71bxx_dmic_nids;
e1f0d669 4951 spec->dmux_nids = stac92hd71bxx_dmux_nids;
d9737751 4952 spec->smux_nids = stac92hd71bxx_smux_nids;
aafc4412 4953 spec->pwr_nids = stac92hd71bxx_pwr_nids;
e035b841
MR		 4954
4955 spec->num_muxes = ARRAY_SIZE(stac92hd71bxx_mux_nids);
4956 spec->num_adcs = ARRAY_SIZE(stac92hd71bxx_adc_nids);
e035b841 4957
6a14f585
MR		 4958 switch (spec->board_config) {
4959 case STAC_HP_M4:
6a14f585 4960 /* enable internal microphone */
af9f341a 4961 stac_change_pin_config(codec, 0x0e, 0x01813040);
b9aea715
MR		 4962 stac92xx_auto_set_pinctl(codec, 0x0e,
4963 AC_PINCTL_IN_EN | AC_PINCTL_VREF_80);
3a7abfd2
MR		 4964 /* fallthru */
4965 case STAC_DELL_M4_2:
4966 spec->num_dmics = 0;
4967 spec->num_smuxes = 0;
4968 spec->num_dmuxes = 0;
4969 break;
4970 case STAC_DELL_M4_1:
4971 case STAC_DELL_M4_3:
4972 spec->num_dmics = 1;
4973 spec->num_smuxes = 0;
4974 spec->num_dmuxes = 0;
6a14f585
MR		 4975 break;
4976 default:
4977 spec->num_dmics = STAC92HD71BXX_NUM_DMICS;
4978 spec->num_smuxes = ARRAY_SIZE(stac92hd71bxx_smux_nids);
4979 spec->num_dmuxes = ARRAY_SIZE(stac92hd71bxx_dmux_nids);
4980 };
4981
c21ca4a8 4982 spec->multiout.dac_nids = spec->dac_nids;
4b33c767
MR		 4983 if (spec->dinput_mux)
4984 spec->private_dimux.num_items +=
4985 spec->num_dmics -
4986 (ARRAY_SIZE(stac92hd71bxx_dmic_nids) - 1);
e035b841
MR		 4987
4988 err = stac92xx_parse_auto_config(codec, 0x21, 0x23);
4989 if (!err) {
4990 if (spec->board_config < 0) {
4991 printk(KERN_WARNING "hda_codec: No auto-config is "
4992 "available, default to model=ref\n");
4993 spec->board_config = STAC_92HD71BXX_REF;
4994 goto again;
4995 }
4996 err = -EINVAL;
4997 }
4998
4999 if (err < 0) {
5000 stac92xx_free(codec);
5001 return err;
5002 }
5003
2d34e1b3
TI		 5004 codec->proc_widget_hook = stac92hd7x_proc_hook;
5005
e035b841
MR		 5006 return 0;
5007};
5008
2f2f4251
M		 5009static int patch_stac922x(struct hda_codec *codec)
5010{
5011 struct sigmatel_spec *spec;
c7d4b2fa 5012 int err;
2f2f4251 5013
e560d8d8 5014 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2f2f4251
M		 5015 if (spec == NULL)
5016 return -ENOMEM;
5017
5018 codec->spec = spec;
a4eed138 5019 spec->num_pins = ARRAY_SIZE(stac922x_pin_nids);
11b44bbd 5020 spec->pin_nids = stac922x_pin_nids;
f5fcc13c
TI		 5021 spec->board_config = snd_hda_check_board_config(codec, STAC_922X_MODELS,
5022 stac922x_models,
5023 stac922x_cfg_tbl);
536319af 5024 if (spec->board_config == STAC_INTEL_MAC_AUTO) {
4fe5195c
MR		 5025 spec->gpio_mask = spec->gpio_dir = 0x03;
5026 spec->gpio_data = 0x03;
3fc24d85
TI		 5027 /* Intel Macs have all same PCI SSID, so we need to check
5028 * codec SSID to distinguish the exact models
5029 */
6f0778d8 5030 printk(KERN_INFO "hda_codec: STAC922x, Apple subsys_id=%x\n", codec->subsystem_id);
3fc24d85 5031 switch (codec->subsystem_id) {
5d5d3bc3
IZ		 5032
5033 case 0x106b0800:
5034 spec->board_config = STAC_INTEL_MAC_V1;
c45e20eb 5035 break;
5d5d3bc3
IZ		 5036 case 0x106b0600:
5037 case 0x106b0700:
5038 spec->board_config = STAC_INTEL_MAC_V2;
6f0778d8 5039 break;
5d5d3bc3
IZ		 5040 case 0x106b0e00:
5041 case 0x106b0f00:
5042 case 0x106b1600:
5043 case 0x106b1700:
5044 case 0x106b0200:
5045 case 0x106b1e00:
5046 spec->board_config = STAC_INTEL_MAC_V3;
3fc24d85 5047 break;
5d5d3bc3
IZ		 5048 case 0x106b1a00:
5049 case 0x00000100:
5050 spec->board_config = STAC_INTEL_MAC_V4;
f16928fb 5051 break;
5d5d3bc3
IZ		 5052 case 0x106b0a00:
5053 case 0x106b2200:
5054 spec->board_config = STAC_INTEL_MAC_V5;
0dae0f83 5055 break;
536319af
NB		 5056 default:
5057 spec->board_config = STAC_INTEL_MAC_V3;
5058 break;
3fc24d85
TI		 5059 }
5060 }
5061
9e507abd 5062 again:
11b44bbd
RF		 5063 if (spec->board_config < 0) {
5064 snd_printdd(KERN_INFO "hda_codec: Unknown model for STAC922x, "
5065 "using BIOS defaults\n");
5066 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI		 5067 } else
5068 err = stac_save_pin_cfgs(codec,
5069 stac922x_brd_tbl[spec->board_config]);
5070 if (err < 0) {
5071 stac92xx_free(codec);
5072 return err;
403d1944 5073 }
2f2f4251 5074
c7d4b2fa
M		 5075 spec->adc_nids = stac922x_adc_nids;
5076 spec->mux_nids = stac922x_mux_nids;
2549413e 5077 spec->num_muxes = ARRAY_SIZE(stac922x_mux_nids);
9e05b7a3 5078 spec->num_adcs = ARRAY_SIZE(stac922x_adc_nids);
8b65727b 5079 spec->num_dmics = 0;
a64135a2 5080 spec->num_pwrs = 0;
c7d4b2fa
M		 5081
5082 spec->init = stac922x_core_init;
2f2f4251 5083 spec->mixer = stac922x_mixer;
c7d4b2fa
M		 5084
5085 spec->multiout.dac_nids = spec->dac_nids;
19039bd0 5086
3cc08dc6 5087 err = stac92xx_parse_auto_config(codec, 0x08, 0x09);
9e507abd
TI		 5088 if (!err) {
5089 if (spec->board_config < 0) {
5090 printk(KERN_WARNING "hda_codec: No auto-config is "
5091 "available, default to model=ref\n");
5092 spec->board_config = STAC_D945_REF;
5093 goto again;
5094 }
5095 err = -EINVAL;
5096 }
3cc08dc6
MP		 5097 if (err < 0) {
5098 stac92xx_free(codec);
5099 return err;
5100 }
5101
5102 codec->patch_ops = stac92xx_patch_ops;
5103
807a4636
TI		 5104 /* Fix Mux capture level; max to 2 */
5105 snd_hda_override_amp_caps(codec, 0x12, HDA_OUTPUT,
5106 (0 << AC_AMPCAP_OFFSET_SHIFT) |
5107 (2 << AC_AMPCAP_NUM_STEPS_SHIFT) |
5108 (0x27 << AC_AMPCAP_STEP_SIZE_SHIFT) |
5109 (0 << AC_AMPCAP_MUTE_SHIFT));
5110
3cc08dc6
MP		 5111 return 0;
5112}
5113
5114static int patch_stac927x(struct hda_codec *codec)
5115{
5116 struct sigmatel_spec *spec;
5117 int err;
5118
5119 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5120 if (spec == NULL)
5121 return -ENOMEM;
5122
5123 codec->spec = spec;
a4eed138 5124 spec->num_pins = ARRAY_SIZE(stac927x_pin_nids);
11b44bbd 5125 spec->pin_nids = stac927x_pin_nids;
f5fcc13c
TI		 5126 spec->board_config = snd_hda_check_board_config(codec, STAC_927X_MODELS,
5127 stac927x_models,
5128 stac927x_cfg_tbl);
9e507abd 5129 again:
8e9068b1
MR		 5130 if (spec->board_config < 0 || !stac927x_brd_tbl[spec->board_config]) {
5131 if (spec->board_config < 0)
5132 snd_printdd(KERN_INFO "hda_codec: Unknown model for"
5133 "STAC927x, using BIOS defaults\n");
11b44bbd 5134 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI		 5135 } else
5136 err = stac_save_pin_cfgs(codec,
5137 stac927x_brd_tbl[spec->board_config]);
5138 if (err < 0) {
5139 stac92xx_free(codec);
5140 return err;
3cc08dc6
MP		 5141 }
5142
1cd2224c 5143 spec->digbeep_nid = 0x23;
8e9068b1
MR		 5144 spec->adc_nids = stac927x_adc_nids;
5145 spec->num_adcs = ARRAY_SIZE(stac927x_adc_nids);
5146 spec->mux_nids = stac927x_mux_nids;
5147 spec->num_muxes = ARRAY_SIZE(stac927x_mux_nids);
d9737751
MR		 5148 spec->smux_nids = stac927x_smux_nids;
5149 spec->num_smuxes = ARRAY_SIZE(stac927x_smux_nids);
65973632 5150 spec->spdif_labels = stac927x_spdif_labels;
b76c850f 5151 spec->dac_list = stac927x_dac_nids;
8e9068b1
MR		 5152 spec->multiout.dac_nids = spec->dac_nids;
5153
81d3dbde 5154 switch (spec->board_config) {
93ed1503 5155 case STAC_D965_3ST:
93ed1503 5156 case STAC_D965_5ST:
8e9068b1 5157 /* GPIO0 High = Enable EAPD */
0fc9dec4 5158 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x01;
4fe5195c 5159 spec->gpio_data = 0x01;
8e9068b1
MR		 5160 spec->num_dmics = 0;
5161
93ed1503 5162 spec->init = d965_core_init;
9e05b7a3 5163 spec->mixer = stac927x_mixer;
81d3dbde 5164 break;
8e9068b1 5165 case STAC_DELL_BIOS:
780c8be4
MR		 5166 switch (codec->subsystem_id) {
5167 case 0x10280209:
5168 case 0x1028022e:
5169 /* correct the device field to SPDIF out */
af9f341a 5170 stac_change_pin_config(codec, 0x21, 0x01442070);
780c8be4
MR		 5171 break;
5172 };
03d7ca17 5173 /* configure the analog microphone on some laptops */
af9f341a 5174 stac_change_pin_config(codec, 0x0c, 0x90a79130);
2f32d909 5175 /* correct the front output jack as a hp out */
af9f341a 5176 stac_change_pin_config(codec, 0x0f, 0x0227011f);
c481fca3 5177 /* correct the front input jack as a mic */
af9f341a 5178 stac_change_pin_config(codec, 0x0e, 0x02a79130);
c481fca3 5179 /* fallthru */
8e9068b1
MR		 5180 case STAC_DELL_3ST:
5181 /* GPIO2 High = Enable EAPD */
0fc9dec4 5182 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x04;
4fe5195c 5183 spec->gpio_data = 0x04;
7f16859a
MR		 5184 spec->dmic_nids = stac927x_dmic_nids;
5185 spec->num_dmics = STAC927X_NUM_DMICS;
f1f208d0 5186
8e9068b1
MR		 5187 spec->init = d965_core_init;
5188 spec->mixer = stac927x_mixer;
5189 spec->dmux_nids = stac927x_dmux_nids;
1697055e 5190 spec->num_dmuxes = ARRAY_SIZE(stac927x_dmux_nids);
7f16859a
MR		 5191 break;
5192 default:
b2c4f4d7
MR		 5193 if (spec->board_config > STAC_D965_REF) {
5194 /* GPIO0 High = Enable EAPD */
5195 spec->eapd_mask = spec->gpio_mask = 0x01;
5196 spec->gpio_dir = spec->gpio_data = 0x01;
5197 }
8e9068b1
MR		 5198 spec->num_dmics = 0;
5199
5200 spec->init = stac927x_core_init;
5201 spec->mixer = stac927x_mixer;
7f16859a
MR		 5202 }
5203
a64135a2 5204 spec->num_pwrs = 0;
e1f0d669
MR		 5205 spec->aloopback_mask = 0x40;
5206 spec->aloopback_shift = 0;
c0cea0d0 5207 spec->eapd_switch = 1;
8e9068b1 5208
3cc08dc6 5209 err = stac92xx_parse_auto_config(codec, 0x1e, 0x20);
9e507abd
TI		 5210 if (!err) {
5211 if (spec->board_config < 0) {
5212 printk(KERN_WARNING "hda_codec: No auto-config is "
5213 "available, default to model=ref\n");
5214 spec->board_config = STAC_D965_REF;
5215 goto again;
5216 }
5217 err = -EINVAL;
5218 }
c7d4b2fa
M		 5219 if (err < 0) {
5220 stac92xx_free(codec);
5221 return err;
5222 }
2f2f4251
M		 5223
5224 codec->patch_ops = stac92xx_patch_ops;
5225
2d34e1b3
TI		 5226 codec->proc_widget_hook = stac927x_proc_hook;
5227
52987656
TI		 5228 /*
5229 * !!FIXME!!
5230 * The STAC927x seem to require fairly long delays for certain
5231 * command sequences. With too short delays (even if the answer
5232 * is set to RIRB properly), it results in the silence output
5233 * on some hardwares like Dell.
5234 *
5235 * The below flag enables the longer delay (see get_response
5236 * in hda_intel.c).
5237 */
5238 codec->bus->needs_damn_long_delay = 1;
5239
e28d8322
TI		 5240 /* no jack detecion for ref-no-jd model */
5241 if (spec->board_config == STAC_D965_REF_NO_JD)
5242 spec->hp_detect = 0;
5243
2f2f4251
M		 5244 return 0;
5245}
5246
f3302a59
MP		 5247static int patch_stac9205(struct hda_codec *codec)
5248{
5249 struct sigmatel_spec *spec;
8259980e 5250 int err;
f3302a59
MP		 5251
5252 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5253 if (spec == NULL)
5254 return -ENOMEM;
5255
5256 codec->spec = spec;
a4eed138 5257 spec->num_pins = ARRAY_SIZE(stac9205_pin_nids);
11b44bbd 5258 spec->pin_nids = stac9205_pin_nids;
f5fcc13c
TI		 5259 spec->board_config = snd_hda_check_board_config(codec, STAC_9205_MODELS,
5260 stac9205_models,
5261 stac9205_cfg_tbl);
9e507abd 5262 again:
11b44bbd
RF		 5263 if (spec->board_config < 0) {
5264 snd_printdd(KERN_INFO "hda_codec: Unknown model for STAC9205, using BIOS defaults\n");
5265 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI		 5266 } else
5267 err = stac_save_pin_cfgs(codec,
5268 stac9205_brd_tbl[spec->board_config]);
5269 if (err < 0) {
5270 stac92xx_free(codec);
5271 return err;
f3302a59
MP		 5272 }
5273
1cd2224c 5274 spec->digbeep_nid = 0x23;
f3302a59 5275 spec->adc_nids = stac9205_adc_nids;
9e05b7a3 5276 spec->num_adcs = ARRAY_SIZE(stac9205_adc_nids);
f3302a59 5277 spec->mux_nids = stac9205_mux_nids;
2549413e 5278 spec->num_muxes = ARRAY_SIZE(stac9205_mux_nids);
d9737751
MR		 5279 spec->smux_nids = stac9205_smux_nids;
5280 spec->num_smuxes = ARRAY_SIZE(stac9205_smux_nids);
8b65727b 5281 spec->dmic_nids = stac9205_dmic_nids;
f6e9852a 5282 spec->num_dmics = STAC9205_NUM_DMICS;
e1f0d669 5283 spec->dmux_nids = stac9205_dmux_nids;
1697055e 5284 spec->num_dmuxes = ARRAY_SIZE(stac9205_dmux_nids);
a64135a2 5285 spec->num_pwrs = 0;
f3302a59
MP		 5286
5287 spec->init = stac9205_core_init;
5288 spec->mixer = stac9205_mixer;
5289
e1f0d669
MR		 5290 spec->aloopback_mask = 0x40;
5291 spec->aloopback_shift = 0;
c0cea0d0 5292 spec->eapd_switch = 1;
f3302a59 5293 spec->multiout.dac_nids = spec->dac_nids;
87d48363 5294
ae0a8ed8 5295 switch (spec->board_config){
ae0a8ed8 5296 case STAC_9205_DELL_M43:
87d48363 5297 /* Enable SPDIF in/out */
af9f341a
TI		 5298 stac_change_pin_config(codec, 0x1f, 0x01441030);
5299 stac_change_pin_config(codec, 0x20, 0x1c410030);
87d48363 5300
4fe5195c 5301 /* Enable unsol response for GPIO4/Dock HP connection */
c6e4c666
TI		 5302 err = stac_add_event(spec, codec->afg, STAC_VREF_EVENT, 0x01);
5303 if (err < 0)
5304 return err;
c5d08bb5 5305 snd_hda_codec_write_cache(codec, codec->afg, 0,
4fe5195c
MR		 5306 AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK, 0x10);
5307 snd_hda_codec_write_cache(codec, codec->afg, 0,
c6e4c666
TI		 5308 AC_VERB_SET_UNSOLICITED_ENABLE,
5309 AC_USRSP_EN | err);
4fe5195c
MR		 5310
5311 spec->gpio_dir = 0x0b;
0fc9dec4 5312 spec->eapd_mask = 0x01;
4fe5195c
MR		 5313 spec->gpio_mask = 0x1b;
5314 spec->gpio_mute = 0x10;
e2e7d624 5315 /* GPIO0 High = EAPD, GPIO1 Low = Headphone Mute,
4fe5195c 5316 * GPIO3 Low = DRM
87d48363 5317 */
4fe5195c 5318 spec->gpio_data = 0x01;
ae0a8ed8 5319 break;
b2c4f4d7
MR		 5320 case STAC_9205_REF:
5321 /* SPDIF-In enabled */
5322 break;
ae0a8ed8
TD		 5323 default:
5324 /* GPIO0 High = EAPD */
0fc9dec4 5325 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x1;
4fe5195c 5326 spec->gpio_data = 0x01;
ae0a8ed8
TD		 5327 break;
5328 }
33382403 5329
f3302a59 5330 err = stac92xx_parse_auto_config(codec, 0x1f, 0x20);
9e507abd
TI		 5331 if (!err) {
5332 if (spec->board_config < 0) {
5333 printk(KERN_WARNING "hda_codec: No auto-config is "
5334 "available, default to model=ref\n");
5335 spec->board_config = STAC_9205_REF;
5336 goto again;
5337 }
5338 err = -EINVAL;
5339 }
f3302a59
MP		 5340 if (err < 0) {
5341 stac92xx_free(codec);
5342 return err;
5343 }
5344
5345 codec->patch_ops = stac92xx_patch_ops;
5346
2d34e1b3
TI		 5347 codec->proc_widget_hook = stac9205_proc_hook;
5348
f3302a59
MP		 5349 return 0;
5350}
5351
db064e50 5352/*
6d859065 5353 * STAC9872 hack
db064e50
TI		 5354 */
5355
99ccc560 5356/* static config for Sony VAIO FE550G and Sony VAIO AR */
db064e50
TI		 5357static hda_nid_t vaio_dacs[] = { 0x2 };
5358#define VAIO_HP_DAC 0x5
5359static hda_nid_t vaio_adcs[] = { 0x8 /*,0x6*/ };
5360static hda_nid_t vaio_mux_nids[] = { 0x15 };
5361
5362static struct hda_input_mux vaio_mux = {
a3a2f429 5363 .num_items = 3,
db064e50 5364 .items = {
d773781c 5365 /* { "HP", 0x0 }, */
1624cb9a
TI		 5366 { "Mic Jack", 0x1 },
5367 { "Internal Mic", 0x2 },
db064e50
TI		 5368 { "PCM", 0x3 },
5369 }
5370};
5371
5372static struct hda_verb vaio_init[] = {
5373 {0x0a, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_HP }, /* HP <- 0x2 */
72e7b0dd 5374 {0x0a, AC_VERB_SET_UNSOLICITED_ENABLE, AC_USRSP_EN | STAC_HP_EVENT},
db064e50
TI		 5375 {0x0f, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT }, /* Speaker <- 0x5 */
5376 {0x0d, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_VREF80 }, /* Mic? (<- 0x2) */
5377 {0x0e, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_IN }, /* CD */
5378 {0x14, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_VREF80 }, /* Mic? */
1624cb9a 5379 {0x15, AC_VERB_SET_CONNECT_SEL, 0x1}, /* mic-sel: 0a,0d,14,02 */
db064e50
TI		 5380 {0x02, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE}, /* HP */
5381 {0x05, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE}, /* Speaker */
5382 {0x09, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_MUTE(0)}, /* capture sw/vol -> 0x8 */
5383 {0x07, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)}, /* CD-in -> 0x6 */
5384 {0x15, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE}, /* Mic-in -> 0x9 */
5385 {}
5386};
5387
6d859065
GM		 5388static struct hda_verb vaio_ar_init[] = {
5389 {0x0a, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_HP }, /* HP <- 0x2 */
5390 {0x0f, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT }, /* Speaker <- 0x5 */
5391 {0x0d, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_VREF80 }, /* Mic? (<- 0x2) */
5392 {0x0e, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_IN }, /* CD */
5393/* {0x11, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT },*/ /* Optical Out */
5394 {0x14, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_VREF80 }, /* Mic? */
1624cb9a 5395 {0x15, AC_VERB_SET_CONNECT_SEL, 0x1}, /* mic-sel: 0a,0d,14,02 */
6d859065
GM		 5396 {0x02, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE}, /* HP */
5397 {0x05, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE}, /* Speaker */
5398/* {0x10, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE},*/ /* Optical Out */
5399 {0x09, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_MUTE(0)}, /* capture sw/vol -> 0x8 */
5400 {0x07, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)}, /* CD-in -> 0x6 */
5401 {0x15, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE}, /* Mic-in -> 0x9 */
5402 {}
5403};
5404
db064e50 5405static struct snd_kcontrol_new vaio_mixer[] = {
127e82e3
TI		 5406 HDA_CODEC_VOLUME("Headphone Playback Volume", 0x02, 0, HDA_OUTPUT),
5407 HDA_CODEC_MUTE("Headphone Playback Switch", 0x02, 0, HDA_OUTPUT),
5408 HDA_CODEC_VOLUME("Speaker Playback Volume", 0x05, 0, HDA_OUTPUT),
5409 HDA_CODEC_MUTE("Speaker Playback Switch", 0x05, 0, HDA_OUTPUT),
db064e50
TI		 5410 /* HDA_CODEC_VOLUME("CD Capture Volume", 0x07, 0, HDA_INPUT), */
5411 HDA_CODEC_VOLUME("Capture Volume", 0x09, 0, HDA_INPUT),
5412 HDA_CODEC_MUTE("Capture Switch", 0x09, 0, HDA_INPUT),
5413 {
5414 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
5415 .name = "Capture Source",
5416 .count = 1,
5417 .info = stac92xx_mux_enum_info,
5418 .get = stac92xx_mux_enum_get,
5419 .put = stac92xx_mux_enum_put,
5420 },
5421 {}
5422};
5423
6d859065 5424static struct snd_kcontrol_new vaio_ar_mixer[] = {
127e82e3
TI		 5425 HDA_CODEC_VOLUME("Headphone Playback Volume", 0x02, 0, HDA_OUTPUT),
5426 HDA_CODEC_MUTE("Headphone Playback Switch", 0x02, 0, HDA_OUTPUT),
5427 HDA_CODEC_VOLUME("Speaker Playback Volume", 0x05, 0, HDA_OUTPUT),
5428 HDA_CODEC_MUTE("Speaker Playback Switch", 0x05, 0, HDA_OUTPUT),
6d859065
GM		 5429 /* HDA_CODEC_VOLUME("CD Capture Volume", 0x07, 0, HDA_INPUT), */
5430 HDA_CODEC_VOLUME("Capture Volume", 0x09, 0, HDA_INPUT),
5431 HDA_CODEC_MUTE("Capture Switch", 0x09, 0, HDA_INPUT),
5432 /*HDA_CODEC_MUTE("Optical Out Switch", 0x10, 0, HDA_OUTPUT),
5433 HDA_CODEC_VOLUME("Optical Out Volume", 0x10, 0, HDA_OUTPUT),*/
5434 {
5435 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
5436 .name = "Capture Source",
5437 .count = 1,
5438 .info = stac92xx_mux_enum_info,
5439 .get = stac92xx_mux_enum_get,
5440 .put = stac92xx_mux_enum_put,
5441 },
5442 {}
5443};
5444
5445static struct hda_codec_ops stac9872_patch_ops = {
db064e50
TI		 5446 .build_controls = stac92xx_build_controls,
5447 .build_pcms = stac92xx_build_pcms,
5448 .init = stac92xx_init,
5449 .free = stac92xx_free,
cb53c626 5450#ifdef SND_HDA_NEEDS_RESUME
db064e50
TI		 5451 .resume = stac92xx_resume,
5452#endif
5453};
5454
72e7b0dd
TI		 5455static int stac9872_vaio_init(struct hda_codec *codec)
5456{
5457 int err;
5458
5459 err = stac92xx_init(codec);
5460 if (err < 0)
5461 return err;
5462 if (codec->patch_ops.unsol_event)
5463 codec->patch_ops.unsol_event(codec, STAC_HP_EVENT << 26);
5464 return 0;
5465}
5466
5467static void stac9872_vaio_hp_detect(struct hda_codec *codec, unsigned int res)
5468{
e6e3ea25 5469 if (get_pin_presence(codec, 0x0a)) {
72e7b0dd
TI		 5470 stac92xx_reset_pinctl(codec, 0x0f, AC_PINCTL_OUT_EN);
5471 stac92xx_set_pinctl(codec, 0x0a, AC_PINCTL_OUT_EN);
5472 } else {
5473 stac92xx_reset_pinctl(codec, 0x0a, AC_PINCTL_OUT_EN);
5474 stac92xx_set_pinctl(codec, 0x0f, AC_PINCTL_OUT_EN);
5475 }
5476}
5477
5478static void stac9872_vaio_unsol_event(struct hda_codec *codec, unsigned int res)
5479{
5480 switch (res >> 26) {
5481 case STAC_HP_EVENT:
5482 stac9872_vaio_hp_detect(codec, res);
5483 break;
5484 }
5485}
5486
5487static struct hda_codec_ops stac9872_vaio_patch_ops = {
5488 .build_controls = stac92xx_build_controls,
5489 .build_pcms = stac92xx_build_pcms,
5490 .init = stac9872_vaio_init,
5491 .free = stac92xx_free,
5492 .unsol_event = stac9872_vaio_unsol_event,
5493#ifdef CONFIG_PM
5494 .resume = stac92xx_resume,
5495#endif
5496};
5497
6d859065
GM		 5498enum { /* FE and SZ series. id=0x83847661 and subsys=0x104D0700 or 104D1000. */
5499 CXD9872RD_VAIO,
5500 /* Unknown. id=0x83847662 and subsys=0x104D1200 or 104D1000. */
5501 STAC9872AK_VAIO,
5502 /* Unknown. id=0x83847661 and subsys=0x104D1200. */
5503 STAC9872K_VAIO,
5504 /* AR Series. id=0x83847664 and subsys=104D1300 */
f5fcc13c
TI		 5505 CXD9872AKD_VAIO,
5506 STAC_9872_MODELS,
5507};
5508
5509static const char *stac9872_models[STAC_9872_MODELS] = {
5510 [CXD9872RD_VAIO] = "vaio",
5511 [CXD9872AKD_VAIO] = "vaio-ar",
5512};
5513
5514static struct snd_pci_quirk stac9872_cfg_tbl[] = {
5515 SND_PCI_QUIRK(0x104d, 0x81e6, "Sony VAIO F/S", CXD9872RD_VAIO),
5516 SND_PCI_QUIRK(0x104d, 0x81ef, "Sony VAIO F/S", CXD9872RD_VAIO),
5517 SND_PCI_QUIRK(0x104d, 0x81fd, "Sony VAIO AR", CXD9872AKD_VAIO),
68e22543 5518 SND_PCI_QUIRK(0x104d, 0x8205, "Sony VAIO AR", CXD9872AKD_VAIO),
db064e50
TI		 5519 {}
5520};
5521
6d859065 5522static int patch_stac9872(struct hda_codec *codec)
db064e50
TI		 5523{
5524 struct sigmatel_spec *spec;
5525 int board_config;
5526
f5fcc13c
TI		 5527 board_config = snd_hda_check_board_config(codec, STAC_9872_MODELS,
5528 stac9872_models,
5529 stac9872_cfg_tbl);
db064e50
TI		 5530 if (board_config < 0)
5531 /* unknown config, let generic-parser do its job... */
5532 return snd_hda_parse_generic_codec(codec);
5533
5534 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5535 if (spec == NULL)
5536 return -ENOMEM;
5537
5538 codec->spec = spec;
5539 switch (board_config) {
6d859065
GM		 5540 case CXD9872RD_VAIO:
5541 case STAC9872AK_VAIO:
5542 case STAC9872K_VAIO:
db064e50
TI		 5543 spec->mixer = vaio_mixer;
5544 spec->init = vaio_init;
5545 spec->multiout.max_channels = 2;
5546 spec->multiout.num_dacs = ARRAY_SIZE(vaio_dacs);
5547 spec->multiout.dac_nids = vaio_dacs;
5548 spec->multiout.hp_nid = VAIO_HP_DAC;
5549 spec->num_adcs = ARRAY_SIZE(vaio_adcs);
5550 spec->adc_nids = vaio_adcs;
a64135a2 5551 spec->num_pwrs = 0;
db064e50
TI		 5552 spec->input_mux = &vaio_mux;
5553 spec->mux_nids = vaio_mux_nids;
72e7b0dd 5554 codec->patch_ops = stac9872_vaio_patch_ops;
db064e50 5555 break;
6d859065
GM		 5556
5557 case CXD9872AKD_VAIO:
5558 spec->mixer = vaio_ar_mixer;
5559 spec->init = vaio_ar_init;
5560 spec->multiout.max_channels = 2;
5561 spec->multiout.num_dacs = ARRAY_SIZE(vaio_dacs);
5562 spec->multiout.dac_nids = vaio_dacs;
5563 spec->multiout.hp_nid = VAIO_HP_DAC;
5564 spec->num_adcs = ARRAY_SIZE(vaio_adcs);
a64135a2 5565 spec->num_pwrs = 0;
6d859065
GM		 5566 spec->adc_nids = vaio_adcs;
5567 spec->input_mux = &vaio_mux;
5568 spec->mux_nids = vaio_mux_nids;
72e7b0dd 5569 codec->patch_ops = stac9872_patch_ops;
6d859065 5570 break;
db064e50
TI		 5571 }
5572
db064e50
TI		 5573 return 0;
5574}
5575
5576
2f2f4251
M		 5577/*
5578 * patch entries
5579 */
1289e9e8 5580static struct hda_codec_preset snd_hda_preset_sigmatel[] = {
2f2f4251
M		 5581 { .id = 0x83847690, .name = "STAC9200", .patch = patch_stac9200 },
5582 { .id = 0x83847882, .name = "STAC9220 A1", .patch = patch_stac922x },
5583 { .id = 0x83847680, .name = "STAC9221 A1", .patch = patch_stac922x },
5584 { .id = 0x83847880, .name = "STAC9220 A2", .patch = patch_stac922x },
5585 { .id = 0x83847681, .name = "STAC9220D/9223D A2", .patch = patch_stac922x },
5586 { .id = 0x83847682, .name = "STAC9221 A2", .patch = patch_stac922x },
5587 { .id = 0x83847683, .name = "STAC9221D A2", .patch = patch_stac922x },
22a27c7f
MP		 5588 { .id = 0x83847618, .name = "STAC9227", .patch = patch_stac927x },
5589 { .id = 0x83847619, .name = "STAC9227", .patch = patch_stac927x },
5590 { .id = 0x83847616, .name = "STAC9228", .patch = patch_stac927x },
5591 { .id = 0x83847617, .name = "STAC9228", .patch = patch_stac927x },
5592 { .id = 0x83847614, .name = "STAC9229", .patch = patch_stac927x },
5593 { .id = 0x83847615, .name = "STAC9229", .patch = patch_stac927x },
3cc08dc6
MP		 5594 { .id = 0x83847620, .name = "STAC9274", .patch = patch_stac927x },
5595 { .id = 0x83847621, .name = "STAC9274D", .patch = patch_stac927x },
5596 { .id = 0x83847622, .name = "STAC9273X", .patch = patch_stac927x },
5597 { .id = 0x83847623, .name = "STAC9273D", .patch = patch_stac927x },
5598 { .id = 0x83847624, .name = "STAC9272X", .patch = patch_stac927x },
5599 { .id = 0x83847625, .name = "STAC9272D", .patch = patch_stac927x },
5600 { .id = 0x83847626, .name = "STAC9271X", .patch = patch_stac927x },
5601 { .id = 0x83847627, .name = "STAC9271D", .patch = patch_stac927x },
5602 { .id = 0x83847628, .name = "STAC9274X5NH", .patch = patch_stac927x },
5603 { .id = 0x83847629, .name = "STAC9274D5NH", .patch = patch_stac927x },
8e21c34c
TD		 5604 { .id = 0x83847632, .name = "STAC9202", .patch = patch_stac925x },
5605 { .id = 0x83847633, .name = "STAC9202D", .patch = patch_stac925x },
5606 { .id = 0x83847634, .name = "STAC9250", .patch = patch_stac925x },
5607 { .id = 0x83847635, .name = "STAC9250D", .patch = patch_stac925x },
5608 { .id = 0x83847636, .name = "STAC9251", .patch = patch_stac925x },
5609 { .id = 0x83847637, .name = "STAC9250D", .patch = patch_stac925x },
7bd3c0f7
TI		 5610 { .id = 0x83847645, .name = "92HD206X", .patch = patch_stac927x },
5611 { .id = 0x83847646, .name = "92HD206D", .patch = patch_stac927x },
6d859065
GM		 5612 /* The following does not take into account .id=0x83847661 when subsys =
5613 * 104D0C00 which is STAC9225s. Because of this, some SZ Notebooks are
5614 * currently not fully supported.
5615 */
5616 { .id = 0x83847661, .name = "CXD9872RD/K", .patch = patch_stac9872 },
5617 { .id = 0x83847662, .name = "STAC9872AK", .patch = patch_stac9872 },
5618 { .id = 0x83847664, .name = "CXD9872AKD", .patch = patch_stac9872 },
f3302a59
MP		 5619 { .id = 0x838476a0, .name = "STAC9205", .patch = patch_stac9205 },
5620 { .id = 0x838476a1, .name = "STAC9205D", .patch = patch_stac9205 },
5621 { .id = 0x838476a2, .name = "STAC9204", .patch = patch_stac9205 },
5622 { .id = 0x838476a3, .name = "STAC9204D", .patch = patch_stac9205 },
5623 { .id = 0x838476a4, .name = "STAC9255", .patch = patch_stac9205 },
5624 { .id = 0x838476a5, .name = "STAC9255D", .patch = patch_stac9205 },
5625 { .id = 0x838476a6, .name = "STAC9254", .patch = patch_stac9205 },
5626 { .id = 0x838476a7, .name = "STAC9254D", .patch = patch_stac9205 },
aafc4412 5627 { .id = 0x111d7603, .name = "92HD75B3X5", .patch = patch_stac92hd71bxx},
d0513fc6
MR		 5628 { .id = 0x111d7604, .name = "92HD83C1X5", .patch = patch_stac92hd83xxx},
5629 { .id = 0x111d7605, .name = "92HD81B1X5", .patch = patch_stac92hd83xxx},
aafc4412 5630 { .id = 0x111d7608, .name = "92HD75B2X5", .patch = patch_stac92hd71bxx},
541eee87
MR		 5631 { .id = 0x111d7674, .name = "92HD73D1X5", .patch = patch_stac92hd73xx },
5632 { .id = 0x111d7675, .name = "92HD73C1X5", .patch = patch_stac92hd73xx },
e1f0d669 5633 { .id = 0x111d7676, .name = "92HD73E1X5", .patch = patch_stac92hd73xx },
541eee87
MR		 5634 { .id = 0x111d76b0, .name = "92HD71B8X", .patch = patch_stac92hd71bxx },
5635 { .id = 0x111d76b1, .name = "92HD71B8X", .patch = patch_stac92hd71bxx },
5636 { .id = 0x111d76b2, .name = "92HD71B7X", .patch = patch_stac92hd71bxx },
5637 { .id = 0x111d76b3, .name = "92HD71B7X", .patch = patch_stac92hd71bxx },
5638 { .id = 0x111d76b4, .name = "92HD71B6X", .patch = patch_stac92hd71bxx },
5639 { .id = 0x111d76b5, .name = "92HD71B6X", .patch = patch_stac92hd71bxx },
5640 { .id = 0x111d76b6, .name = "92HD71B5X", .patch = patch_stac92hd71bxx },
5641 { .id = 0x111d76b7, .name = "92HD71B5X", .patch = patch_stac92hd71bxx },
2f2f4251
M		 5642 {} /* terminator */
5643};
1289e9e8
TI		 5644
5645MODULE_ALIAS("snd-hda-codec-id:8384*");
5646MODULE_ALIAS("snd-hda-codec-id:111d*");
5647
5648MODULE_LICENSE("GPL");
5649MODULE_DESCRIPTION("IDT/Sigmatel HD-audio codec");
5650
5651static struct hda_codec_preset_list sigmatel_list = {
5652 .preset = snd_hda_preset_sigmatel,
5653 .owner = THIS_MODULE,
5654};
5655
5656static int __init patch_sigmatel_init(void)
5657{
5658 return snd_hda_add_codec_preset(&sigmatel_list);
5659}
5660
5661static void __exit patch_sigmatel_exit(void)
5662{
5663 snd_hda_delete_codec_preset(&sigmatel_list);
5664}
5665
5666module_init(patch_sigmatel_init)
5667module_exit(patch_sigmatel_exit)
Linux kernel - Deliverables
This page took 0.78615 seconds and 5 git commands to generate.