projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: hda - Remove shutup calls in free callbacks
[deliverable/linux.git] / sound / pci / hda / patch_sigmatel.c
CommitLineData
2f2f4251
M		 1/*
2 * Universal Interface for Intel High Definition Audio Codec
3 *
4 * HD audio interface patch for SigmaTel STAC92xx
5 *
6 * Copyright (c) 2005 Embedded Alley Solutions, Inc.
403d1944 7 * Matt Porter <mporter@embeddedalley.com>
2f2f4251
M		 8 *
9 * Based on patch_cmedia.c and patch_realtek.c
10 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
11 *
12 * This driver is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This driver is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25 */
26
2f2f4251
M		 27#include <linux/init.h>
28#include <linux/delay.h>
29#include <linux/slab.h>
30#include <linux/pci.h>
5bdaaada 31#include <linux/dmi.h>
da155d5b 32#include <linux/module.h>
2f2f4251 33#include <sound/core.h>
c7d4b2fa 34#include <sound/asoundef.h>
45a6ac16 35#include <sound/jack.h>
a74ccea5 36#include <sound/tlv.h>
2f2f4251
M		 37#include "hda_codec.h"
38#include "hda_local.h"
128bc4ba 39#include "hda_auto_parser.h"
1cd2224c 40#include "hda_beep.h"
1835a0f9 41#include "hda_jack.h"
2f2f4251 42
c6e4c666
TI		 43enum {
44 STAC_VREF_EVENT = 1,
45 STAC_INSERT_EVENT,
46 STAC_PWR_EVENT,
47 STAC_HP_EVENT,
fefd67f3 48 STAC_LO_EVENT,
3d21d3f7 49 STAC_MIC_EVENT,
c6e4c666 50};
4e55096e 51
f5fcc13c 52enum {
1607b8ea 53 STAC_AUTO,
f5fcc13c 54 STAC_REF,
bf277785 55 STAC_9200_OQO,
dfe495d0
TI		 56 STAC_9200_DELL_D21,
57 STAC_9200_DELL_D22,
58 STAC_9200_DELL_D23,
59 STAC_9200_DELL_M21,
60 STAC_9200_DELL_M22,
61 STAC_9200_DELL_M23,
62 STAC_9200_DELL_M24,
63 STAC_9200_DELL_M25,
64 STAC_9200_DELL_M26,
65 STAC_9200_DELL_M27,
58eec423
MCC		 66 STAC_9200_M4,
67 STAC_9200_M4_2,
117f257d 68 STAC_9200_PANASONIC,
f5fcc13c
TI		 69 STAC_9200_MODELS
70};
71
72enum {
1607b8ea 73 STAC_9205_AUTO,
f5fcc13c 74 STAC_9205_REF,
dfe495d0 75 STAC_9205_DELL_M42,
ae0a8ed8
TD		 76 STAC_9205_DELL_M43,
77 STAC_9205_DELL_M44,
d9a4268e 78 STAC_9205_EAPD,
f5fcc13c
TI		 79 STAC_9205_MODELS
80};
81
e1f0d669 82enum {
1607b8ea 83 STAC_92HD73XX_AUTO,
9e43f0de 84 STAC_92HD73XX_NO_JD, /* no jack-detection */
e1f0d669 85 STAC_92HD73XX_REF,
ae709440 86 STAC_92HD73XX_INTEL,
661cd8fb
TI		 87 STAC_DELL_M6_AMIC,
88 STAC_DELL_M6_DMIC,
89 STAC_DELL_M6_BOTH,
6b3ab21e 90 STAC_DELL_EQ,
842ae638 91 STAC_ALIENWARE_M17X,
e1f0d669
MR		 92 STAC_92HD73XX_MODELS
93};
94
d0513fc6 95enum {
1607b8ea 96 STAC_92HD83XXX_AUTO,
d0513fc6 97 STAC_92HD83XXX_REF,
32ed3f46 98 STAC_92HD83XXX_PWR_REF,
8bb0ac55 99 STAC_DELL_S14,
f7f9bdfa 100 STAC_DELL_VOSTRO_3500,
0c27c180 101 STAC_92HD83XXX_HP_cNB11_INTQUAD,
48315590 102 STAC_HP_DV7_4000,
5556e147 103 STAC_HP_ZEPHYR,
a3e19973 104 STAC_92HD83XXX_HP_LED,
ff8a1e27 105 STAC_92HD83XXX_HP_INV_LED,
62cbde18 106 STAC_92HD83XXX_HP_MIC_LED,
8d032a8f 107 STAC_92HD83XXX_HEADSET_JACK,
d0513fc6
MR		 108 STAC_92HD83XXX_MODELS
109};
110
e035b841 111enum {
1607b8ea 112 STAC_92HD71BXX_AUTO,
e035b841 113 STAC_92HD71BXX_REF,
a7662640
MR		 114 STAC_DELL_M4_1,
115 STAC_DELL_M4_2,
3a7abfd2 116 STAC_DELL_M4_3,
6a14f585 117 STAC_HP_M4,
2a6ce6e5 118 STAC_HP_DV4,
1b0652eb 119 STAC_HP_DV5,
ae6241fb 120 STAC_HP_HDX,
514bf54c 121 STAC_HP_DV4_1222NR,
e035b841
MR		 122 STAC_92HD71BXX_MODELS
123};
124
8e21c34c 125enum {
1607b8ea 126 STAC_925x_AUTO,
8e21c34c 127 STAC_925x_REF,
9cb36c2a
MCC		 128 STAC_M1,
129 STAC_M1_2,
130 STAC_M2,
8e21c34c 131 STAC_M2_2,
9cb36c2a
MCC		 132 STAC_M3,
133 STAC_M5,
134 STAC_M6,
8e21c34c
TD		 135 STAC_925x_MODELS
136};
137
f5fcc13c 138enum {
1607b8ea 139 STAC_922X_AUTO,
f5fcc13c
TI		 140 STAC_D945_REF,
141 STAC_D945GTP3,
142 STAC_D945GTP5,
5d5d3bc3
IZ		 143 STAC_INTEL_MAC_V1,
144 STAC_INTEL_MAC_V2,
145 STAC_INTEL_MAC_V3,
146 STAC_INTEL_MAC_V4,
147 STAC_INTEL_MAC_V5,
536319af
NB		 148 STAC_INTEL_MAC_AUTO, /* This model is selected if no module parameter
149 * is given, one of the above models will be
150 * chosen according to the subsystem id. */
dfe495d0 151 /* for backward compatibility */
f5fcc13c 152 STAC_MACMINI,
3fc24d85 153 STAC_MACBOOK,
6f0778d8
NB		 154 STAC_MACBOOK_PRO_V1,
155 STAC_MACBOOK_PRO_V2,
f16928fb 156 STAC_IMAC_INTEL,
0dae0f83 157 STAC_IMAC_INTEL_20,
8c650087 158 STAC_ECS_202,
dfe495d0
TI		 159 STAC_922X_DELL_D81,
160 STAC_922X_DELL_D82,
161 STAC_922X_DELL_M81,
162 STAC_922X_DELL_M82,
f5fcc13c
TI		 163 STAC_922X_MODELS
164};
165
166enum {
1607b8ea 167 STAC_927X_AUTO,
e28d8322 168 STAC_D965_REF_NO_JD, /* no jack-detection */
f5fcc13c
TI		 169 STAC_D965_REF,
170 STAC_D965_3ST,
171 STAC_D965_5ST,
679d92ed 172 STAC_D965_5ST_NO_FP,
4ff076e5 173 STAC_DELL_3ST,
8e9068b1 174 STAC_DELL_BIOS,
54930531 175 STAC_927X_VOLKNOB,
f5fcc13c
TI		 176 STAC_927X_MODELS
177};
403d1944 178
307282c8
TI		 179enum {
180 STAC_9872_AUTO,
181 STAC_9872_VAIO,
182 STAC_9872_MODELS
183};
184
3d21d3f7
TI		 185struct sigmatel_mic_route {
186 hda_nid_t pin;
02d33322
TI		 187 signed char mux_idx;
188 signed char dmux_idx;
3d21d3f7
TI		 189};
190
699d8995
VK		 191#define MAX_PINS_NUM 16
192#define MAX_ADCS_NUM 4
193#define MAX_DMICS_NUM 4
194
2f2f4251 195struct sigmatel_spec {
c8b6bf9b 196 struct snd_kcontrol_new *mixers[4];
c7d4b2fa
M		 197 unsigned int num_mixers;
198
403d1944 199 int board_config;
c0cea0d0 200 unsigned int eapd_switch: 1;
c7d4b2fa 201 unsigned int surr_switch: 1;
3cc08dc6 202 unsigned int alt_switch: 1;
82bc955f 203 unsigned int hp_detect: 1;
00ef50c2 204 unsigned int spdif_mute: 1;
7c7767eb 205 unsigned int check_volume_offset:1;
3d21d3f7 206 unsigned int auto_mic:1;
1b0e372d 207 unsigned int linear_tone_beep:1;
8d032a8f 208 unsigned int headset_jack:1; /* 4-pin headset jack (hp + mono mic) */
c7d4b2fa 209
4fe5195c 210 /* gpio lines */
0fc9dec4 211 unsigned int eapd_mask;
4fe5195c
MR		 212 unsigned int gpio_mask;
213 unsigned int gpio_dir;
214 unsigned int gpio_data;
215 unsigned int gpio_mute;
86d190e7 216 unsigned int gpio_led;
c357aab0 217 unsigned int gpio_led_polarity;
f1a73746 218 unsigned int vref_mute_led_nid; /* pin NID for mute-LED vref control */
45eebda7 219 unsigned int vref_led;
4fe5195c 220
62cbde18
TI		 221 unsigned int mic_mute_led_gpio; /* capture mute LED GPIO */
222 bool mic_mute_led_on; /* current mic mute state */
223
8daaaa97
MR		 224 /* stream */
225 unsigned int stream_delay;
226
4fe5195c 227 /* analog loopback */
2b63536f 228 const struct snd_kcontrol_new *aloopback_ctl;
e1f0d669
MR		 229 unsigned char aloopback_mask;
230 unsigned char aloopback_shift;
8259980e 231
a64135a2 232 /* power management */
c882246d 233 unsigned int power_map_bits;
a64135a2 234 unsigned int num_pwrs;
2b63536f
TI		 235 const hda_nid_t *pwr_nids;
236 const hda_nid_t *dac_list;
a64135a2 237
2f2f4251 238 /* playback */
b22b4821
MR		 239 struct hda_input_mux *mono_mux;
240 unsigned int cur_mmux;
2f2f4251 241 struct hda_multi_out multiout;
3cc08dc6 242 hda_nid_t dac_nids[5];
c21ca4a8
TI		 243 hda_nid_t hp_dacs[5];
244 hda_nid_t speaker_dacs[5];
2f2f4251 245
7c7767eb
TI		 246 int volume_offset;
247
2f2f4251 248 /* capture */
2b63536f 249 const hda_nid_t *adc_nids;
2f2f4251 250 unsigned int num_adcs;
2b63536f 251 const hda_nid_t *mux_nids;
dabbed6f 252 unsigned int num_muxes;
2b63536f 253 const hda_nid_t *dmic_nids;
8b65727b 254 unsigned int num_dmics;
2b63536f 255 const hda_nid_t *dmux_nids;
1697055e 256 unsigned int num_dmuxes;
2b63536f 257 const hda_nid_t *smux_nids;
d9737751 258 unsigned int num_smuxes;
5207e10e 259 unsigned int num_analog_muxes;
6479c631 260
2b63536f
TI		 261 const unsigned long *capvols; /* amp-volume attr: HDA_COMPOSE_AMP_VAL() */
262 const unsigned long *capsws; /* amp-mute attr: HDA_COMPOSE_AMP_VAL() */
6479c631
TI		 263 unsigned int num_caps; /* number of capture volume/switch elements */
264
3d21d3f7
TI		 265 struct sigmatel_mic_route ext_mic;
266 struct sigmatel_mic_route int_mic;
9907790a 267 struct sigmatel_mic_route dock_mic;
3d21d3f7 268
ea734963 269 const char * const *spdif_labels;
d9737751 270
dabbed6f 271 hda_nid_t dig_in_nid;
b22b4821 272 hda_nid_t mono_nid;
1cd2224c
MR		 273 hda_nid_t anabeep_nid;
274 hda_nid_t digbeep_nid;
2f2f4251 275
2f2f4251 276 /* pin widgets */
2b63536f 277 const hda_nid_t *pin_nids;
2f2f4251 278 unsigned int num_pins;
2f2f4251
M		 279
280 /* codec specific stuff */
2b63536f
TI		 281 const struct hda_verb *init;
282 const struct snd_kcontrol_new *mixer;
2f2f4251
M		 283
284 /* capture source */
8b65727b 285 struct hda_input_mux *dinput_mux;
e1f0d669 286 unsigned int cur_dmux[2];
c7d4b2fa 287 struct hda_input_mux *input_mux;
3cc08dc6 288 unsigned int cur_mux[3];
d9737751
MR		 289 struct hda_input_mux *sinput_mux;
290 unsigned int cur_smux[2];
2a9c7816
MR		 291 unsigned int cur_amux;
292 hda_nid_t *amp_nids;
8daaaa97 293 unsigned int powerdown_adcs;
2f2f4251 294
403d1944
MP		 295 /* i/o switches */
296 unsigned int io_switch[2];
0fb87bb4 297 unsigned int clfe_swap;
c21ca4a8
TI		 298 hda_nid_t line_switch; /* shared line-in for input and output */
299 hda_nid_t mic_switch; /* shared mic-in for input and output */
300 hda_nid_t hp_switch; /* NID of HP as line-out */
5f10c4a9 301 unsigned int aloopback;
2f2f4251 302
c7d4b2fa
M		 303 struct hda_pcm pcm_rec[2]; /* PCM information */
304
305 /* dynamic controls and input_mux */
306 struct auto_pin_cfg autocfg;
603c4019 307 struct snd_array kctls;
8b65727b 308 struct hda_input_mux private_dimux;
c7d4b2fa 309 struct hda_input_mux private_imux;
d9737751 310 struct hda_input_mux private_smux;
b22b4821 311 struct hda_input_mux private_mono_mux;
699d8995
VK		 312
313 /* auto spec */
314 unsigned auto_pin_cnt;
315 hda_nid_t auto_pin_nids[MAX_PINS_NUM];
316 unsigned auto_adc_cnt;
317 hda_nid_t auto_adc_nids[MAX_ADCS_NUM];
318 hda_nid_t auto_mux_nids[MAX_ADCS_NUM];
319 hda_nid_t auto_dmux_nids[MAX_ADCS_NUM];
320 unsigned long auto_capvols[MAX_ADCS_NUM];
321 unsigned auto_dmic_cnt;
322 hda_nid_t auto_dmic_nids[MAX_DMICS_NUM];
2faa3bf1 323
d2f344b5 324 struct hda_vmaster_mute_hook vmaster_mute;
2f2f4251
M		 325};
326
c882246d
TI		 327#define AC_VERB_IDT_SET_POWER_MAP 0x7ec
328#define AC_VERB_IDT_GET_POWER_MAP 0xfec
329
2b63536f 330static const hda_nid_t stac9200_adc_nids[1] = {
2f2f4251
M		 331 0x03,
332};
333
2b63536f 334static const hda_nid_t stac9200_mux_nids[1] = {
2f2f4251
M		 335 0x0c,
336};
337
2b63536f 338static const hda_nid_t stac9200_dac_nids[1] = {
2f2f4251
M		 339 0x02,
340};
341
2b63536f 342static const hda_nid_t stac92hd73xx_pwr_nids[8] = {
a64135a2
MR		 343 0x0a, 0x0b, 0x0c, 0xd, 0x0e,
344 0x0f, 0x10, 0x11
345};
346
2b63536f 347static const hda_nid_t stac92hd73xx_slave_dig_outs[2] = {
0ffa9807
MR		 348 0x26, 0,
349};
350
2b63536f 351static const hda_nid_t stac92hd73xx_adc_nids[2] = {
e1f0d669
MR		 352 0x1a, 0x1b
353};
354
355#define STAC92HD73XX_NUM_DMICS 2
2b63536f 356static const hda_nid_t stac92hd73xx_dmic_nids[STAC92HD73XX_NUM_DMICS + 1] = {
e1f0d669
MR		 357 0x13, 0x14, 0
358};
359
360#define STAC92HD73_DAC_COUNT 5
e1f0d669 361
2b63536f 362static const hda_nid_t stac92hd73xx_mux_nids[2] = {
e2aec171 363 0x20, 0x21,
e1f0d669
MR		 364};
365
2b63536f 366static const hda_nid_t stac92hd73xx_dmux_nids[2] = {
e1f0d669
MR		 367 0x20, 0x21,
368};
369
2b63536f 370static const hda_nid_t stac92hd73xx_smux_nids[2] = {
d9737751
MR		 371 0x22, 0x23,
372};
373
6479c631 374#define STAC92HD73XX_NUM_CAPS 2
2b63536f 375static const unsigned long stac92hd73xx_capvols[] = {
6479c631
TI		 376 HDA_COMPOSE_AMP_VAL(0x20, 3, 0, HDA_OUTPUT),
377 HDA_COMPOSE_AMP_VAL(0x21, 3, 0, HDA_OUTPUT),
378};
379#define stac92hd73xx_capsws stac92hd73xx_capvols
380
d0513fc6 381#define STAC92HD83_DAC_COUNT 3
d0513fc6 382
afef2cfa
CC		 383static const hda_nid_t stac92hd83xxx_pwr_nids[7] = {
384 0x0a, 0x0b, 0x0c, 0xd, 0x0e,
385 0x0f, 0x10
d0513fc6
MR		 386};
387
2b63536f 388static const hda_nid_t stac92hd83xxx_slave_dig_outs[2] = {
0ffa9807
MR		 389 0x1e, 0,
390};
391
2b63536f 392static const hda_nid_t stac92hd83xxx_dmic_nids[] = {
699d8995 393 0x11, 0x20,
ab5a6ebe
VK		 394};
395
2b63536f 396static const hda_nid_t stac92hd71bxx_pwr_nids[3] = {
a64135a2
MR		 397 0x0a, 0x0d, 0x0f
398};
399
2b63536f 400static const hda_nid_t stac92hd71bxx_adc_nids[2] = {
e035b841
MR		 401 0x12, 0x13,
402};
403
2b63536f 404static const hda_nid_t stac92hd71bxx_mux_nids[2] = {
e035b841
MR		 405 0x1a, 0x1b
406};
407
2b63536f 408static const hda_nid_t stac92hd71bxx_dmux_nids[2] = {
4b33c767 409 0x1c, 0x1d,
e1f0d669
MR		 410};
411
2b63536f 412static const hda_nid_t stac92hd71bxx_smux_nids[2] = {
d9737751
MR		 413 0x24, 0x25,
414};
415
e035b841 416#define STAC92HD71BXX_NUM_DMICS 2
2b63536f 417static const hda_nid_t stac92hd71bxx_dmic_nids[STAC92HD71BXX_NUM_DMICS + 1] = {
e035b841
MR		 418 0x18, 0x19, 0
419};
420
2b63536f
TI		 421static const hda_nid_t stac92hd71bxx_dmic_5port_nids[STAC92HD71BXX_NUM_DMICS] = {
422 0x18, 0
423};
424
425static const hda_nid_t stac92hd71bxx_slave_dig_outs[2] = {
0ffa9807
MR		 426 0x22, 0
427};
428
6479c631 429#define STAC92HD71BXX_NUM_CAPS 2
2b63536f 430static const unsigned long stac92hd71bxx_capvols[] = {
6479c631
TI		 431 HDA_COMPOSE_AMP_VAL(0x1c, 3, 0, HDA_OUTPUT),
432 HDA_COMPOSE_AMP_VAL(0x1d, 3, 0, HDA_OUTPUT),
433};
434#define stac92hd71bxx_capsws stac92hd71bxx_capvols
435
2b63536f 436static const hda_nid_t stac925x_adc_nids[1] = {
8e21c34c
TD		 437 0x03,
438};
439
2b63536f 440static const hda_nid_t stac925x_mux_nids[1] = {
8e21c34c
TD		 441 0x0f,
442};
443
2b63536f 444static const hda_nid_t stac925x_dac_nids[1] = {
8e21c34c
TD		 445 0x02,
446};
447
f6e9852a 448#define STAC925X_NUM_DMICS 1
2b63536f 449static const hda_nid_t stac925x_dmic_nids[STAC925X_NUM_DMICS + 1] = {
f6e9852a 450 0x15, 0
2c11f955
TD		 451};
452
2b63536f 453static const hda_nid_t stac925x_dmux_nids[1] = {
1697055e
TI		 454 0x14,
455};
456
2b63536f 457static const unsigned long stac925x_capvols[] = {
6479c631
TI		 458 HDA_COMPOSE_AMP_VAL(0x09, 3, 0, HDA_OUTPUT),
459};
2b63536f 460static const unsigned long stac925x_capsws[] = {
6479c631
TI		 461 HDA_COMPOSE_AMP_VAL(0x14, 3, 0, HDA_OUTPUT),
462};
463
2b63536f 464static const hda_nid_t stac922x_adc_nids[2] = {
2f2f4251
M		 465 0x06, 0x07,
466};
467
2b63536f 468static const hda_nid_t stac922x_mux_nids[2] = {
2f2f4251
M		 469 0x12, 0x13,
470};
471
6479c631 472#define STAC922X_NUM_CAPS 2
2b63536f 473static const unsigned long stac922x_capvols[] = {
6479c631
TI		 474 HDA_COMPOSE_AMP_VAL(0x17, 3, 0, HDA_INPUT),
475 HDA_COMPOSE_AMP_VAL(0x18, 3, 0, HDA_INPUT),
476};
477#define stac922x_capsws stac922x_capvols
478
2b63536f 479static const hda_nid_t stac927x_slave_dig_outs[2] = {
45c1d85b
MR		 480 0x1f, 0,
481};
482
2b63536f 483static const hda_nid_t stac927x_adc_nids[3] = {
3cc08dc6
MP		 484 0x07, 0x08, 0x09
485};
486
2b63536f 487static const hda_nid_t stac927x_mux_nids[3] = {
3cc08dc6
MP		 488 0x15, 0x16, 0x17
489};
490
2b63536f 491static const hda_nid_t stac927x_smux_nids[1] = {
d9737751
MR		 492 0x21,
493};
494
2b63536f 495static const hda_nid_t stac927x_dac_nids[6] = {
b76c850f
MR		 496 0x02, 0x03, 0x04, 0x05, 0x06, 0
497};
498
2b63536f 499static const hda_nid_t stac927x_dmux_nids[1] = {
e1f0d669
MR		 500 0x1b,
501};
502
7f16859a 503#define STAC927X_NUM_DMICS 2
2b63536f 504static const hda_nid_t stac927x_dmic_nids[STAC927X_NUM_DMICS + 1] = {
7f16859a
MR		 505 0x13, 0x14, 0
506};
507
6479c631 508#define STAC927X_NUM_CAPS 3
2b63536f 509static const unsigned long stac927x_capvols[] = {
6479c631
TI		 510 HDA_COMPOSE_AMP_VAL(0x18, 3, 0, HDA_INPUT),
511 HDA_COMPOSE_AMP_VAL(0x19, 3, 0, HDA_INPUT),
512 HDA_COMPOSE_AMP_VAL(0x1a, 3, 0, HDA_INPUT),
513};
2b63536f 514static const unsigned long stac927x_capsws[] = {
6479c631
TI		 515 HDA_COMPOSE_AMP_VAL(0x1b, 3, 0, HDA_OUTPUT),
516 HDA_COMPOSE_AMP_VAL(0x1c, 3, 0, HDA_OUTPUT),
517 HDA_COMPOSE_AMP_VAL(0x1d, 3, 0, HDA_OUTPUT),
518};
519
ea734963 520static const char * const stac927x_spdif_labels[5] = {
65973632
MR		 521 "Digital Playback", "ADAT", "Analog Mux 1",
522 "Analog Mux 2", "Analog Mux 3"
523};
524
2b63536f 525static const hda_nid_t stac9205_adc_nids[2] = {
f3302a59
MP		 526 0x12, 0x13
527};
528
2b63536f 529static const hda_nid_t stac9205_mux_nids[2] = {
f3302a59
MP		 530 0x19, 0x1a
531};
532
2b63536f 533static const hda_nid_t stac9205_dmux_nids[1] = {
1697055e 534 0x1d,
e1f0d669
MR		 535};
536
2b63536f 537static const hda_nid_t stac9205_smux_nids[1] = {
d9737751
MR		 538 0x21,
539};
540
f6e9852a 541#define STAC9205_NUM_DMICS 2
2b63536f 542static const hda_nid_t stac9205_dmic_nids[STAC9205_NUM_DMICS + 1] = {
f6e9852a 543 0x17, 0x18, 0
8b65727b
MP		 544};
545
6479c631 546#define STAC9205_NUM_CAPS 2
2b63536f 547static const unsigned long stac9205_capvols[] = {
6479c631
TI		 548 HDA_COMPOSE_AMP_VAL(0x1b, 3, 0, HDA_INPUT),
549 HDA_COMPOSE_AMP_VAL(0x1c, 3, 0, HDA_INPUT),
550};
2b63536f 551static const unsigned long stac9205_capsws[] = {
6479c631
TI		 552 HDA_COMPOSE_AMP_VAL(0x1d, 3, 0, HDA_OUTPUT),
553 HDA_COMPOSE_AMP_VAL(0x1e, 3, 0, HDA_OUTPUT),
554};
555
2b63536f 556static const hda_nid_t stac9200_pin_nids[8] = {
93ed1503
TD		 557 0x08, 0x09, 0x0d, 0x0e,
558 0x0f, 0x10, 0x11, 0x12,
2f2f4251
M		 559};
560
2b63536f 561static const hda_nid_t stac925x_pin_nids[8] = {
8e21c34c
TD		 562 0x07, 0x08, 0x0a, 0x0b,
563 0x0c, 0x0d, 0x10, 0x11,
564};
565
2b63536f 566static const hda_nid_t stac922x_pin_nids[10] = {
2f2f4251
M		 567 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
568 0x0f, 0x10, 0x11, 0x15, 0x1b,
569};
570
2b63536f 571static const hda_nid_t stac92hd73xx_pin_nids[13] = {
e1f0d669
MR		 572 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
573 0x0f, 0x10, 0x11, 0x12, 0x13,
d9737751 574 0x14, 0x22, 0x23
e1f0d669
MR		 575};
576
616f89e7 577#define STAC92HD71BXX_NUM_PINS 13
2b63536f 578static const hda_nid_t stac92hd71bxx_pin_nids_4port[STAC92HD71BXX_NUM_PINS] = {
616f89e7
HRK		 579 0x0a, 0x0b, 0x0c, 0x0d, 0x00,
580 0x00, 0x14, 0x18, 0x19, 0x1e,
581 0x1f, 0x20, 0x27
582};
2b63536f 583static const hda_nid_t stac92hd71bxx_pin_nids_6port[STAC92HD71BXX_NUM_PINS] = {
e035b841
MR		 584 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
585 0x0f, 0x14, 0x18, 0x19, 0x1e,
616f89e7 586 0x1f, 0x20, 0x27
e035b841
MR		 587};
588
2b63536f 589static const hda_nid_t stac927x_pin_nids[14] = {
3cc08dc6
MP		 590 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
591 0x0f, 0x10, 0x11, 0x12, 0x13,
592 0x14, 0x21, 0x22, 0x23,
593};
594
2b63536f 595static const hda_nid_t stac9205_pin_nids[12] = {
f3302a59
MP		 596 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
597 0x0f, 0x14, 0x16, 0x17, 0x18,
598 0x21, 0x22,
f3302a59
MP		 599};
600
8b65727b
MP		 601static int stac92xx_dmux_enum_info(struct snd_kcontrol *kcontrol,
602 struct snd_ctl_elem_info *uinfo)
603{
604 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
605 struct sigmatel_spec *spec = codec->spec;
606 return snd_hda_input_mux_info(spec->dinput_mux, uinfo);
607}
608
609static int stac92xx_dmux_enum_get(struct snd_kcontrol *kcontrol,
610 struct snd_ctl_elem_value *ucontrol)
611{
612 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
613 struct sigmatel_spec *spec = codec->spec;
e1f0d669 614 unsigned int dmux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
8b65727b 615
e1f0d669 616 ucontrol->value.enumerated.item[0] = spec->cur_dmux[dmux_idx];
8b65727b
MP		 617 return 0;
618}
619
620static int stac92xx_dmux_enum_put(struct snd_kcontrol *kcontrol,
621 struct snd_ctl_elem_value *ucontrol)
622{
623 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
624 struct sigmatel_spec *spec = codec->spec;
e1f0d669 625 unsigned int dmux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
8b65727b
MP		 626
627 return snd_hda_input_mux_put(codec, spec->dinput_mux, ucontrol,
e1f0d669 628 spec->dmux_nids[dmux_idx], &spec->cur_dmux[dmux_idx]);
8b65727b
MP		 629}
630
d9737751
MR		 631static int stac92xx_smux_enum_info(struct snd_kcontrol *kcontrol,
632 struct snd_ctl_elem_info *uinfo)
633{
634 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
635 struct sigmatel_spec *spec = codec->spec;
636 return snd_hda_input_mux_info(spec->sinput_mux, uinfo);
637}
638
639static int stac92xx_smux_enum_get(struct snd_kcontrol *kcontrol,
640 struct snd_ctl_elem_value *ucontrol)
641{
642 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
643 struct sigmatel_spec *spec = codec->spec;
644 unsigned int smux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
645
646 ucontrol->value.enumerated.item[0] = spec->cur_smux[smux_idx];
647 return 0;
648}
649
650static int stac92xx_smux_enum_put(struct snd_kcontrol *kcontrol,
651 struct snd_ctl_elem_value *ucontrol)
652{
653 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
654 struct sigmatel_spec *spec = codec->spec;
00ef50c2 655 struct hda_input_mux *smux = &spec->private_smux;
d9737751 656 unsigned int smux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
00ef50c2
MR		 657 int err, val;
658 hda_nid_t nid;
d9737751 659
00ef50c2 660 err = snd_hda_input_mux_put(codec, spec->sinput_mux, ucontrol,
d9737751 661 spec->smux_nids[smux_idx], &spec->cur_smux[smux_idx]);
00ef50c2
MR		 662 if (err < 0)
663 return err;
664
665 if (spec->spdif_mute) {
666 if (smux_idx == 0)
667 nid = spec->multiout.dig_out_nid;
668 else
669 nid = codec->slave_dig_outs[smux_idx - 1];
670 if (spec->cur_smux[smux_idx] == smux->num_items - 1)
c9b46f91 671 val = HDA_AMP_MUTE;
00ef50c2 672 else
c9b46f91 673 val = 0;
00ef50c2 674 /* un/mute SPDIF out */
c9b46f91
TI		 675 snd_hda_codec_amp_stereo(codec, nid, HDA_OUTPUT, 0,
676 HDA_AMP_MUTE, val);
00ef50c2
MR		 677 }
678 return 0;
d9737751
MR		 679}
680
45eebda7
VK		 681static int stac_vrefout_set(struct hda_codec *codec,
682 hda_nid_t nid, unsigned int new_vref)
683{
684 int error, pinctl;
685
686 snd_printdd("%s, nid %x ctl %x\n", __func__, nid, new_vref);
687 pinctl = snd_hda_codec_read(codec, nid, 0,
688 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
689
690 if (pinctl < 0)
691 return pinctl;
692
693 pinctl &= 0xff;
694 pinctl &= ~AC_PINCTL_VREFEN;
695 pinctl |= (new_vref & AC_PINCTL_VREFEN);
696
cdd03ced 697 error = snd_hda_set_pin_ctl_cache(codec, nid, pinctl);
45eebda7
VK		 698 if (error < 0)
699 return error;
700
701 return 1;
702}
703
2fc99890
NL		 704static unsigned int stac92xx_vref_set(struct hda_codec *codec,
705 hda_nid_t nid, unsigned int new_vref)
706{
b8621516 707 int error;
2fc99890
NL		 708 unsigned int pincfg;
709 pincfg = snd_hda_codec_read(codec, nid, 0,
710 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
711
712 pincfg &= 0xff;
713 pincfg &= ~(AC_PINCTL_VREFEN | AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN);
714 pincfg |= new_vref;
715
716 if (new_vref == AC_PINCTL_VREF_HIZ)
717 pincfg |= AC_PINCTL_OUT_EN;
718 else
719 pincfg |= AC_PINCTL_IN_EN;
720
cdd03ced 721 error = snd_hda_set_pin_ctl_cache(codec, nid, pincfg);
2fc99890
NL		 722 if (error < 0)
723 return error;
724 else
725 return 1;
726}
727
728static unsigned int stac92xx_vref_get(struct hda_codec *codec, hda_nid_t nid)
729{
730 unsigned int vref;
731 vref = snd_hda_codec_read(codec, nid, 0,
732 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
733 vref &= AC_PINCTL_VREFEN;
734 return vref;
735}
736
c8b6bf9b 737static int stac92xx_mux_enum_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2f2f4251
M		 738{
739 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
740 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa 741 return snd_hda_input_mux_info(spec->input_mux, uinfo);
2f2f4251
M		 742}
743
c8b6bf9b 744static int stac92xx_mux_enum_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2f2f4251
M		 745{
746 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
747 struct sigmatel_spec *spec = codec->spec;
748 unsigned int adc_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
749
750 ucontrol->value.enumerated.item[0] = spec->cur_mux[adc_idx];
751 return 0;
752}
753
c8b6bf9b 754static int stac92xx_mux_enum_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2f2f4251
M		 755{
756 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
757 struct sigmatel_spec *spec = codec->spec;
758 unsigned int adc_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5207e10e 759 const struct hda_input_mux *imux = spec->input_mux;
094a4245 760 unsigned int idx, prev_idx, didx;
5207e10e
TI		 761
762 idx = ucontrol->value.enumerated.item[0];
763 if (idx >= imux->num_items)
764 idx = imux->num_items - 1;
765 prev_idx = spec->cur_mux[adc_idx];
766 if (prev_idx == idx)
767 return 0;
768 if (idx < spec->num_analog_muxes) {
769 snd_hda_codec_write_cache(codec, spec->mux_nids[adc_idx], 0,
770 AC_VERB_SET_CONNECT_SEL,
771 imux->items[idx].index);
094a4245
VK		 772 if (prev_idx >= spec->num_analog_muxes &&
773 spec->mux_nids[adc_idx] != spec->dmux_nids[adc_idx]) {
5207e10e
TI		 774 imux = spec->dinput_mux;
775 /* 0 = analog */
776 snd_hda_codec_write_cache(codec,
777 spec->dmux_nids[adc_idx], 0,
778 AC_VERB_SET_CONNECT_SEL,
779 imux->items[0].index);
780 }
781 } else {
782 imux = spec->dinput_mux;
094a4245
VK		 783 /* first dimux item is hardcoded to select analog imux,
784 * so lets skip it
785 */
786 didx = idx - spec->num_analog_muxes + 1;
5207e10e
TI		 787 snd_hda_codec_write_cache(codec, spec->dmux_nids[adc_idx], 0,
788 AC_VERB_SET_CONNECT_SEL,
094a4245 789 imux->items[didx].index);
5207e10e
TI		 790 }
791 spec->cur_mux[adc_idx] = idx;
792 return 1;
2f2f4251
M		 793}
794
b22b4821
MR		 795static int stac92xx_mono_mux_enum_info(struct snd_kcontrol *kcontrol,
796 struct snd_ctl_elem_info *uinfo)
797{
798 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
799 struct sigmatel_spec *spec = codec->spec;
800 return snd_hda_input_mux_info(spec->mono_mux, uinfo);
801}
802
803static int stac92xx_mono_mux_enum_get(struct snd_kcontrol *kcontrol,
804 struct snd_ctl_elem_value *ucontrol)
805{
806 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
807 struct sigmatel_spec *spec = codec->spec;
808
809 ucontrol->value.enumerated.item[0] = spec->cur_mmux;
810 return 0;
811}
812
813static int stac92xx_mono_mux_enum_put(struct snd_kcontrol *kcontrol,
814 struct snd_ctl_elem_value *ucontrol)
815{
816 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
817 struct sigmatel_spec *spec = codec->spec;
818
819 return snd_hda_input_mux_put(codec, spec->mono_mux, ucontrol,
820 spec->mono_nid, &spec->cur_mmux);
821}
822
5f10c4a9
ML		 823#define stac92xx_aloopback_info snd_ctl_boolean_mono_info
824
825static int stac92xx_aloopback_get(struct snd_kcontrol *kcontrol,
826 struct snd_ctl_elem_value *ucontrol)
827{
828 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
e1f0d669 829 unsigned int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5f10c4a9
ML		 830 struct sigmatel_spec *spec = codec->spec;
831
e1f0d669
MR		 832 ucontrol->value.integer.value[0] = !!(spec->aloopback &
833 (spec->aloopback_mask << idx));
5f10c4a9
ML		 834 return 0;
835}
836
837static int stac92xx_aloopback_put(struct snd_kcontrol *kcontrol,
838 struct snd_ctl_elem_value *ucontrol)
839{
840 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
841 struct sigmatel_spec *spec = codec->spec;
e1f0d669 842 unsigned int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5f10c4a9 843 unsigned int dac_mode;
e1f0d669 844 unsigned int val, idx_val;
5f10c4a9 845
e1f0d669
MR		 846 idx_val = spec->aloopback_mask << idx;
847 if (ucontrol->value.integer.value[0])
848 val = spec->aloopback | idx_val;
849 else
850 val = spec->aloopback & ~idx_val;
68ea7b2f 851 if (spec->aloopback == val)
5f10c4a9
ML		 852 return 0;
853
68ea7b2f 854 spec->aloopback = val;
5f10c4a9 855
e1f0d669
MR		 856 /* Only return the bits defined by the shift value of the
857 * first two bytes of the mask
858 */
5f10c4a9 859 dac_mode = snd_hda_codec_read(codec, codec->afg, 0,
e1f0d669
MR		 860 kcontrol->private_value & 0xFFFF, 0x0);
861 dac_mode >>= spec->aloopback_shift;
5f10c4a9 862
e1f0d669 863 if (spec->aloopback & idx_val) {
5f10c4a9 864 snd_hda_power_up(codec);
e1f0d669 865 dac_mode |= idx_val;
5f10c4a9
ML		 866 } else {
867 snd_hda_power_down(codec);
e1f0d669 868 dac_mode &= ~idx_val;
5f10c4a9
ML		 869 }
870
871 snd_hda_codec_write_cache(codec, codec->afg, 0,
872 kcontrol->private_value >> 16, dac_mode);
873
874 return 1;
875}
876
2b63536f 877static const struct hda_verb stac9200_core_init[] = {
2f2f4251 878 /* set dac0mux for dac converter */
c7d4b2fa 879 { 0x07, AC_VERB_SET_CONNECT_SEL, 0x00},
2f2f4251
M		 880 {}
881};
882
2b63536f 883static const struct hda_verb stac9200_eapd_init[] = {
1194b5b7
TI		 884 /* set dac0mux for dac converter */
885 {0x07, AC_VERB_SET_CONNECT_SEL, 0x00},
886 {0x08, AC_VERB_SET_EAPD_BTLENABLE, 0x02},
887 {}
888};
889
2b63536f 890static const struct hda_verb dell_eq_core_init[] = {
d654a660
MR		 891 /* set master volume to max value without distortion
892 * and direct control */
893 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xec},
e1f0d669
MR		 894 {}
895};
896
2b63536f 897static const struct hda_verb stac92hd73xx_core_init[] = {
e1f0d669
MR		 898 /* set master volume and direct control */
899 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
e1f0d669
MR		 900 {}
901};
902
2b63536f 903static const struct hda_verb stac92hd83xxx_core_init[] = {
d0513fc6
MR		 904 /* power state controls amps */
905 { 0x01, AC_VERB_SET_EAPD, 1 << 2},
574f3c4f 906 {}
d0513fc6
MR		 907};
908
5556e147
VK		 909static const struct hda_verb stac92hd83xxx_hp_zephyr_init[] = {
910 { 0x22, 0x785, 0x43 },
911 { 0x22, 0x782, 0xe0 },
912 { 0x22, 0x795, 0x00 },
913 {}
914};
915
2b63536f 916static const struct hda_verb stac92hd71bxx_core_init[] = {
541eee87
MR		 917 /* set master volume and direct control */
918 { 0x28, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
574f3c4f 919 {}
541eee87
MR		 920};
921
2b63536f 922static const struct hda_verb stac92hd71bxx_unmute_core_init[] = {
ca8d33fc
MR		 923 /* unmute right and left channels for nodes 0x0f, 0xa, 0x0d */
924 { 0x0f, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
e035b841
MR		 925 { 0x0a, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
926 { 0x0d, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
e035b841
MR		 927 {}
928};
929
2b63536f 930static const struct hda_verb stac925x_core_init[] = {
8e21c34c
TD		 931 /* set dac0mux for dac converter */
932 { 0x06, AC_VERB_SET_CONNECT_SEL, 0x00},
c9280d68
TI		 933 /* mute the master volume */
934 { 0x0e, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE },
8e21c34c
TD		 935 {}
936};
937
2b63536f 938static const struct hda_verb stac922x_core_init[] = {
2f2f4251 939 /* set master volume and direct control */
c7d4b2fa 940 { 0x16, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
2f2f4251
M		 941 {}
942};
943
2b63536f 944static const struct hda_verb d965_core_init[] = {
19039bd0 945 /* set master volume and direct control */
93ed1503 946 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
19039bd0
TI		 947 /* unmute node 0x1b */
948 { 0x1b, AC_VERB_SET_AMP_GAIN_MUTE, 0xb000},
949 /* select node 0x03 as DAC */
950 { 0x0b, AC_VERB_SET_CONNECT_SEL, 0x01},
951 {}
952};
953
2b63536f 954static const struct hda_verb dell_3st_core_init[] = {
ccca7cdc
TI		 955 /* don't set delta bit */
956 {0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0x7f},
957 /* unmute node 0x1b */
958 {0x1b, AC_VERB_SET_AMP_GAIN_MUTE, 0xb000},
959 /* select node 0x03 as DAC */
960 {0x0b, AC_VERB_SET_CONNECT_SEL, 0x01},
961 {}
962};
963
2b63536f 964static const struct hda_verb stac927x_core_init[] = {
3cc08dc6
MP		 965 /* set master volume and direct control */
966 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
1cd2224c
MR		 967 /* enable analog pc beep path */
968 { 0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
3cc08dc6
MP		 969 {}
970};
971
2b63536f 972static const struct hda_verb stac927x_volknob_core_init[] = {
54930531
TI		 973 /* don't set delta bit */
974 {0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0x7f},
975 /* enable analog pc beep path */
976 {0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
977 {}
978};
979
2b63536f 980static const struct hda_verb stac9205_core_init[] = {
f3302a59
MP		 981 /* set master volume and direct control */
982 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
d0513fc6
MR		 983 /* enable analog pc beep path */
984 { 0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
f3302a59
MP		 985 {}
986};
987
b22b4821
MR		 988#define STAC_MONO_MUX \
989 { \
990 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
991 .name = "Mono Mux", \
992 .count = 1, \
993 .info = stac92xx_mono_mux_enum_info, \
994 .get = stac92xx_mono_mux_enum_get, \
995 .put = stac92xx_mono_mux_enum_put, \
996 }
997
e1f0d669 998#define STAC_ANALOG_LOOPBACK(verb_read, verb_write, cnt) \
5f10c4a9
ML		 999 { \
1000 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
1001 .name = "Analog Loopback", \
e1f0d669 1002 .count = cnt, \
5f10c4a9
ML		 1003 .info = stac92xx_aloopback_info, \
1004 .get = stac92xx_aloopback_get, \
1005 .put = stac92xx_aloopback_put, \
1006 .private_value = verb_read | (verb_write << 16), \
1007 }
1008
2fc99890
NL		 1009#define DC_BIAS(xname, idx, nid) \
1010 { \
1011 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
1012 .name = xname, \
1013 .index = idx, \
1014 .info = stac92xx_dc_bias_info, \
1015 .get = stac92xx_dc_bias_get, \
1016 .put = stac92xx_dc_bias_put, \
1017 .private_value = nid, \
1018 }
1019
2b63536f 1020static const struct snd_kcontrol_new stac9200_mixer[] = {
2faa3bf1
TI		 1021 HDA_CODEC_VOLUME_MIN_MUTE("PCM Playback Volume", 0xb, 0, HDA_OUTPUT),
1022 HDA_CODEC_MUTE("PCM Playback Switch", 0xb, 0, HDA_OUTPUT),
2f2f4251
M		 1023 HDA_CODEC_VOLUME("Capture Volume", 0x0a, 0, HDA_OUTPUT),
1024 HDA_CODEC_MUTE("Capture Switch", 0x0a, 0, HDA_OUTPUT),
2f2f4251
M		 1025 { } /* end */
1026};
1027
2b63536f 1028static const struct snd_kcontrol_new stac92hd73xx_6ch_loopback[] = {
d78d7a90
TI		 1029 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 3),
1030 {}
1031};
1032
2b63536f 1033static const struct snd_kcontrol_new stac92hd73xx_8ch_loopback[] = {
e1f0d669 1034 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 4),
d78d7a90
TI		 1035 {}
1036};
e1f0d669 1037
2b63536f 1038static const struct snd_kcontrol_new stac92hd73xx_10ch_loopback[] = {
d78d7a90
TI		 1039 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 5),
1040 {}
1041};
1042
d0513fc6 1043
2b63536f 1044static const struct snd_kcontrol_new stac92hd71bxx_loopback[] = {
d78d7a90
TI		 1045 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A0, 2)
1046};
541eee87 1047
2b63536f 1048static const struct snd_kcontrol_new stac925x_mixer[] = {
2faa3bf1
TI		 1049 HDA_CODEC_VOLUME_MIN_MUTE("PCM Playback Volume", 0xe, 0, HDA_OUTPUT),
1050 HDA_CODEC_MUTE("PCM Playback Switch", 0x0e, 0, HDA_OUTPUT),
2f2f4251
M		 1051 { } /* end */
1052};
1053
2b63536f 1054static const struct snd_kcontrol_new stac9205_loopback[] = {
d78d7a90
TI		 1055 STAC_ANALOG_LOOPBACK(0xFE0, 0x7E0, 1),
1056 {}
1057};
1058
2b63536f 1059static const struct snd_kcontrol_new stac927x_loopback[] = {
d78d7a90
TI		 1060 STAC_ANALOG_LOOPBACK(0xFEB, 0x7EB, 1),
1061 {}
1062};
1063
1697055e
TI		 1064static struct snd_kcontrol_new stac_dmux_mixer = {
1065 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1066 .name = "Digital Input Source",
1067 /* count set later */
1068 .info = stac92xx_dmux_enum_info,
1069 .get = stac92xx_dmux_enum_get,
1070 .put = stac92xx_dmux_enum_put,
1071};
1072
d9737751
MR		 1073static struct snd_kcontrol_new stac_smux_mixer = {
1074 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
e3487970 1075 .name = "IEC958 Playback Source",
d9737751
MR		 1076 /* count set later */
1077 .info = stac92xx_smux_enum_info,
1078 .get = stac92xx_smux_enum_get,
1079 .put = stac92xx_smux_enum_put,
1080};
1081
9322ca54
TI		 1082static const char * const slave_pfxs[] = {
1083 "Front", "Surround", "Center", "LFE", "Side",
f37bc7a8 1084 "Headphone", "Speaker", "Bass Speaker", "IEC958", "PCM",
2134ea4f
TI		 1085 NULL
1086};
1087
2faa3bf1
TI		 1088static void stac92xx_update_led_status(struct hda_codec *codec, int enabled);
1089
1090static void stac92xx_vmaster_hook(void *private_data, int val)
1091{
1092 stac92xx_update_led_status(private_data, val);
1093}
1094
603c4019
TI		 1095static void stac92xx_free_kctls(struct hda_codec *codec);
1096
2f2f4251
M		 1097static int stac92xx_build_controls(struct hda_codec *codec)
1098{
1099 struct sigmatel_spec *spec = codec->spec;
2faa3bf1 1100 unsigned int vmaster_tlv[4];
2f2f4251 1101 int err;
c7d4b2fa 1102 int i;
2f2f4251 1103
6479c631
TI		 1104 if (spec->mixer) {
1105 err = snd_hda_add_new_ctls(codec, spec->mixer);
1106 if (err < 0)
1107 return err;
1108 }
c7d4b2fa
M		 1109
1110 for (i = 0; i < spec->num_mixers; i++) {
1111 err = snd_hda_add_new_ctls(codec, spec->mixers[i]);
1112 if (err < 0)
1113 return err;
1114 }
5207e10e
TI		 1115 if (!spec->auto_mic && spec->num_dmuxes > 0 &&
1116 snd_hda_get_bool_hint(codec, "separate_dmux") == 1) {
1697055e 1117 stac_dmux_mixer.count = spec->num_dmuxes;
3911a4c1 1118 err = snd_hda_ctl_add(codec, 0,
1697055e
TI		 1119 snd_ctl_new1(&stac_dmux_mixer, codec));
1120 if (err < 0)
1121 return err;
1122 }
d9737751 1123 if (spec->num_smuxes > 0) {
00ef50c2
MR		 1124 int wcaps = get_wcaps(codec, spec->multiout.dig_out_nid);
1125 struct hda_input_mux *smux = &spec->private_smux;
1126 /* check for mute support on SPDIF out */
1127 if (wcaps & AC_WCAP_OUT_AMP) {
10a20af7 1128 snd_hda_add_imux_item(smux, "Off", 0, NULL);
00ef50c2
MR		 1129 spec->spdif_mute = 1;
1130 }
d9737751 1131 stac_smux_mixer.count = spec->num_smuxes;
3911a4c1 1132 err = snd_hda_ctl_add(codec, 0,
d9737751
MR		 1133 snd_ctl_new1(&stac_smux_mixer, codec));
1134 if (err < 0)
1135 return err;
1136 }
c7d4b2fa 1137
dabbed6f 1138 if (spec->multiout.dig_out_nid) {
dcda5806
TI		 1139 err = snd_hda_create_dig_out_ctls(codec,
1140 spec->multiout.dig_out_nid,
1141 spec->multiout.dig_out_nid,
1142 spec->autocfg.dig_out_type[0]);
dabbed6f
M		 1143 if (err < 0)
1144 return err;
9a08160b
TI		 1145 err = snd_hda_create_spdif_share_sw(codec,
1146 &spec->multiout);
1147 if (err < 0)
1148 return err;
1149 spec->multiout.share_spdif = 1;
dabbed6f 1150 }
da74ae3e 1151 if (spec->dig_in_nid && !(spec->gpio_dir & 0x01)) {
dabbed6f
M		 1152 err = snd_hda_create_spdif_in_ctls(codec, spec->dig_in_nid);
1153 if (err < 0)
1154 return err;
1155 }
2134ea4f
TI		 1156
1157 /* if we have no master control, let's create it */
2faa3bf1
TI		 1158 snd_hda_set_vmaster_tlv(codec, spec->multiout.dac_nids[0],
1159 HDA_OUTPUT, vmaster_tlv);
1160 /* correct volume offset */
1161 vmaster_tlv[2] += vmaster_tlv[3] * spec->volume_offset;
1162 /* minimum value is actually mute */
1163 vmaster_tlv[3] |= TLV_DB_SCALE_MUTE;
1164 err = snd_hda_add_vmaster(codec, "Master Playback Volume",
1165 vmaster_tlv, slave_pfxs,
1166 "Playback Volume");
1167 if (err < 0)
1168 return err;
1169
1170 err = __snd_hda_add_vmaster(codec, "Master Playback Switch",
1171 NULL, slave_pfxs,
1172 "Playback Switch", true,
d2f344b5 1173 &spec->vmaster_mute.sw_kctl);
2faa3bf1
TI		 1174 if (err < 0)
1175 return err;
1176
1177 if (spec->gpio_led) {
d2f344b5 1178 spec->vmaster_mute.hook = stac92xx_vmaster_hook;
f29735cb 1179 err = snd_hda_add_vmaster_hook(codec, &spec->vmaster_mute, true);
d2f344b5
TI		 1180 if (err < 0)
1181 return err;
2134ea4f
TI		 1182 }
1183
d78d7a90
TI		 1184 if (spec->aloopback_ctl &&
1185 snd_hda_get_bool_hint(codec, "loopback") == 1) {
1186 err = snd_hda_add_new_ctls(codec, spec->aloopback_ctl);
1187 if (err < 0)
1188 return err;
1189 }
1190
603c4019 1191 stac92xx_free_kctls(codec); /* no longer needed */
e4973e1e 1192
01a61e12
TI		 1193 err = snd_hda_jack_add_kctls(codec, &spec->autocfg);
1194 if (err < 0)
1195 return err;
e4973e1e 1196
dabbed6f 1197 return 0;
2f2f4251
M		 1198}
1199
2b63536f 1200static const unsigned int ref9200_pin_configs[8] = {
dabbed6f 1201 0x01c47010, 0x01447010, 0x0221401f, 0x01114010,
2f2f4251
M		 1202 0x02a19020, 0x01a19021, 0x90100140, 0x01813122,
1203};
1204
2b63536f 1205static const unsigned int gateway9200_m4_pin_configs[8] = {
58eec423
MCC		 1206 0x400000fe, 0x404500f4, 0x400100f0, 0x90110010,
1207 0x400100f1, 0x02a1902e, 0x500000f2, 0x500000f3,
1208};
2b63536f 1209static const unsigned int gateway9200_m4_2_pin_configs[8] = {
58eec423
MCC		 1210 0x400000fe, 0x404500f4, 0x400100f0, 0x90110010,
1211 0x400100f1, 0x02a1902e, 0x500000f2, 0x500000f3,
1212};
1213
1214/*
dfe495d0
TI		 1215 STAC 9200 pin configs for
1216 102801A8
1217 102801DE
1218 102801E8
1219*/
2b63536f 1220static const unsigned int dell9200_d21_pin_configs[8] = {
af6c016e
TI		 1221 0x400001f0, 0x400001f1, 0x02214030, 0x01014010,
1222 0x02a19020, 0x01a19021, 0x90100140, 0x01813122,
dfe495d0
TI		 1223};
1224
1225/*
1226 STAC 9200 pin configs for
1227 102801C0
1228 102801C1
1229*/
2b63536f 1230static const unsigned int dell9200_d22_pin_configs[8] = {
af6c016e
TI		 1231 0x400001f0, 0x400001f1, 0x0221401f, 0x01014010,
1232 0x01813020, 0x02a19021, 0x90100140, 0x400001f2,
dfe495d0
TI		 1233};
1234
1235/*
1236 STAC 9200 pin configs for
1237 102801C4 (Dell Dimension E310)
1238 102801C5
1239 102801C7
1240 102801D9
1241 102801DA
1242 102801E3
1243*/
2b63536f 1244static const unsigned int dell9200_d23_pin_configs[8] = {
af6c016e
TI		 1245 0x400001f0, 0x400001f1, 0x0221401f, 0x01014010,
1246 0x01813020, 0x01a19021, 0x90100140, 0x400001f2,
dfe495d0
TI		 1247};
1248
1249
1250/*
1251 STAC 9200-32 pin configs for
1252 102801B5 (Dell Inspiron 630m)
1253 102801D8 (Dell Inspiron 640m)
1254*/
2b63536f 1255static const unsigned int dell9200_m21_pin_configs[8] = {
af6c016e
TI		 1256 0x40c003fa, 0x03441340, 0x0321121f, 0x90170310,
1257 0x408003fb, 0x03a11020, 0x401003fc, 0x403003fd,
dfe495d0
TI		 1258};
1259
1260/*
1261 STAC 9200-32 pin configs for
1262 102801C2 (Dell Latitude D620)
1263 102801C8
1264 102801CC (Dell Latitude D820)
1265 102801D4
1266 102801D6
1267*/
2b63536f 1268static const unsigned int dell9200_m22_pin_configs[8] = {
af6c016e
TI		 1269 0x40c003fa, 0x0144131f, 0x0321121f, 0x90170310,
1270 0x90a70321, 0x03a11020, 0x401003fb, 0x40f000fc,
dfe495d0
TI		 1271};
1272
1273/*
1274 STAC 9200-32 pin configs for
1275 102801CE (Dell XPS M1710)
1276 102801CF (Dell Precision M90)
1277*/
2b63536f 1278static const unsigned int dell9200_m23_pin_configs[8] = {
dfe495d0
TI		 1279 0x40c003fa, 0x01441340, 0x0421421f, 0x90170310,
1280 0x408003fb, 0x04a1102e, 0x90170311, 0x403003fc,
1281};
1282
1283/*
1284 STAC 9200-32 pin configs for
1285 102801C9
1286 102801CA
1287 102801CB (Dell Latitude 120L)
1288 102801D3
1289*/
2b63536f 1290static const unsigned int dell9200_m24_pin_configs[8] = {
af6c016e
TI		 1291 0x40c003fa, 0x404003fb, 0x0321121f, 0x90170310,
1292 0x408003fc, 0x03a11020, 0x401003fd, 0x403003fe,
dfe495d0
TI		 1293};
1294
1295/*
1296 STAC 9200-32 pin configs for
1297 102801BD (Dell Inspiron E1505n)
1298 102801EE
1299 102801EF
1300*/
2b63536f 1301static const unsigned int dell9200_m25_pin_configs[8] = {
af6c016e
TI		 1302 0x40c003fa, 0x01441340, 0x0421121f, 0x90170310,
1303 0x408003fb, 0x04a11020, 0x401003fc, 0x403003fd,
dfe495d0
TI		 1304};
1305
1306/*
1307 STAC 9200-32 pin configs for
1308 102801F5 (Dell Inspiron 1501)
1309 102801F6
1310*/
2b63536f 1311static const unsigned int dell9200_m26_pin_configs[8] = {
af6c016e
TI		 1312 0x40c003fa, 0x404003fb, 0x0421121f, 0x90170310,
1313 0x408003fc, 0x04a11020, 0x401003fd, 0x403003fe,
dfe495d0
TI		 1314};
1315
1316/*
1317 STAC 9200-32
1318 102801CD (Dell Inspiron E1705/9400)
1319*/
2b63536f 1320static const unsigned int dell9200_m27_pin_configs[8] = {
af6c016e
TI		 1321 0x40c003fa, 0x01441340, 0x0421121f, 0x90170310,
1322 0x90170310, 0x04a11020, 0x90170310, 0x40f003fc,
dfe495d0
TI		 1323};
1324
2b63536f 1325static const unsigned int oqo9200_pin_configs[8] = {
bf277785
TD		 1326 0x40c000f0, 0x404000f1, 0x0221121f, 0x02211210,
1327 0x90170111, 0x90a70120, 0x400000f2, 0x400000f3,
1328};
1329
dfe495d0 1330
2b63536f 1331static const unsigned int *stac9200_brd_tbl[STAC_9200_MODELS] = {
f5fcc13c 1332 [STAC_REF] = ref9200_pin_configs,
bf277785 1333 [STAC_9200_OQO] = oqo9200_pin_configs,
dfe495d0
TI		 1334 [STAC_9200_DELL_D21] = dell9200_d21_pin_configs,
1335 [STAC_9200_DELL_D22] = dell9200_d22_pin_configs,
1336 [STAC_9200_DELL_D23] = dell9200_d23_pin_configs,
1337 [STAC_9200_DELL_M21] = dell9200_m21_pin_configs,
1338 [STAC_9200_DELL_M22] = dell9200_m22_pin_configs,
1339 [STAC_9200_DELL_M23] = dell9200_m23_pin_configs,
1340 [STAC_9200_DELL_M24] = dell9200_m24_pin_configs,
1341 [STAC_9200_DELL_M25] = dell9200_m25_pin_configs,
1342 [STAC_9200_DELL_M26] = dell9200_m26_pin_configs,
1343 [STAC_9200_DELL_M27] = dell9200_m27_pin_configs,
58eec423
MCC		 1344 [STAC_9200_M4] = gateway9200_m4_pin_configs,
1345 [STAC_9200_M4_2] = gateway9200_m4_2_pin_configs,
117f257d 1346 [STAC_9200_PANASONIC] = ref9200_pin_configs,
403d1944
MP		 1347};
1348
ea734963 1349static const char * const stac9200_models[STAC_9200_MODELS] = {
1607b8ea 1350 [STAC_AUTO] = "auto",
f5fcc13c 1351 [STAC_REF] = "ref",
bf277785 1352 [STAC_9200_OQO] = "oqo",
dfe495d0
TI		 1353 [STAC_9200_DELL_D21] = "dell-d21",
1354 [STAC_9200_DELL_D22] = "dell-d22",
1355 [STAC_9200_DELL_D23] = "dell-d23",
1356 [STAC_9200_DELL_M21] = "dell-m21",
1357 [STAC_9200_DELL_M22] = "dell-m22",
1358 [STAC_9200_DELL_M23] = "dell-m23",
1359 [STAC_9200_DELL_M24] = "dell-m24",
1360 [STAC_9200_DELL_M25] = "dell-m25",
1361 [STAC_9200_DELL_M26] = "dell-m26",
1362 [STAC_9200_DELL_M27] = "dell-m27",
58eec423
MCC		 1363 [STAC_9200_M4] = "gateway-m4",
1364 [STAC_9200_M4_2] = "gateway-m4-2",
117f257d 1365 [STAC_9200_PANASONIC] = "panasonic",
f5fcc13c
TI		 1366};
1367
2b63536f 1368static const struct snd_pci_quirk stac9200_cfg_tbl[] = {
f5fcc13c
TI		 1369 /* SigmaTel reference board */
1370 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1371 "DFI LanParty", STAC_REF),
577aa2c1
MR		 1372 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1373 "DFI LanParty", STAC_REF),
e7377071 1374 /* Dell laptops have BIOS problem */
dfe495d0
TI		 1375 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a8,
1376 "unknown Dell", STAC_9200_DELL_D21),
f5fcc13c 1377 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01b5,
dfe495d0
TI		 1378 "Dell Inspiron 630m", STAC_9200_DELL_M21),
1379 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01bd,
1380 "Dell Inspiron E1505n", STAC_9200_DELL_M25),
1381 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c0,
1382 "unknown Dell", STAC_9200_DELL_D22),
1383 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c1,
1384 "unknown Dell", STAC_9200_DELL_D22),
f5fcc13c 1385 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c2,
dfe495d0
TI		 1386 "Dell Latitude D620", STAC_9200_DELL_M22),
1387 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c5,
1388 "unknown Dell", STAC_9200_DELL_D23),
1389 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c7,
1390 "unknown Dell", STAC_9200_DELL_D23),
1391 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c8,
1392 "unknown Dell", STAC_9200_DELL_M22),
1393 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c9,
1394 "unknown Dell", STAC_9200_DELL_M24),
1395 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ca,
1396 "unknown Dell", STAC_9200_DELL_M24),
f5fcc13c 1397 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cb,
dfe495d0 1398 "Dell Latitude 120L", STAC_9200_DELL_M24),
877b866d 1399 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cc,
dfe495d0 1400 "Dell Latitude D820", STAC_9200_DELL_M22),
46f02ca3 1401 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cd,
dfe495d0 1402 "Dell Inspiron E1705/9400", STAC_9200_DELL_M27),
46f02ca3 1403 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ce,
dfe495d0 1404 "Dell XPS M1710", STAC_9200_DELL_M23),
f0f96745 1405 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cf,
dfe495d0
TI		 1406 "Dell Precision M90", STAC_9200_DELL_M23),
1407 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d3,
1408 "unknown Dell", STAC_9200_DELL_M22),
1409 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d4,
1410 "unknown Dell", STAC_9200_DELL_M22),
8286c53e 1411 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d6,
dfe495d0 1412 "unknown Dell", STAC_9200_DELL_M22),
49c605db 1413 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d8,
dfe495d0
TI		 1414 "Dell Inspiron 640m", STAC_9200_DELL_M21),
1415 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d9,
1416 "unknown Dell", STAC_9200_DELL_D23),
1417 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01da,
1418 "unknown Dell", STAC_9200_DELL_D23),
1419 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01de,
1420 "unknown Dell", STAC_9200_DELL_D21),
1421 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01e3,
1422 "unknown Dell", STAC_9200_DELL_D23),
1423 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01e8,
1424 "unknown Dell", STAC_9200_DELL_D21),
1425 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ee,
1426 "unknown Dell", STAC_9200_DELL_M25),
1427 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ef,
1428 "unknown Dell", STAC_9200_DELL_M25),
49c605db 1429 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f5,
dfe495d0
TI		 1430 "Dell Inspiron 1501", STAC_9200_DELL_M26),
1431 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f6,
1432 "unknown Dell", STAC_9200_DELL_M26),
49c605db 1433 /* Panasonic */
117f257d 1434 SND_PCI_QUIRK(0x10f7, 0x8338, "Panasonic CF-74", STAC_9200_PANASONIC),
1194b5b7 1435 /* Gateway machines needs EAPD to be set on resume */
58eec423
MCC		 1436 SND_PCI_QUIRK(0x107b, 0x0205, "Gateway S-7110M", STAC_9200_M4),
1437 SND_PCI_QUIRK(0x107b, 0x0317, "Gateway MT3423, MX341*", STAC_9200_M4_2),
1438 SND_PCI_QUIRK(0x107b, 0x0318, "Gateway ML3019, MT3707", STAC_9200_M4_2),
bf277785
TD		 1439 /* OQO Mobile */
1440 SND_PCI_QUIRK(0x1106, 0x3288, "OQO Model 2", STAC_9200_OQO),
403d1944
MP		 1441 {} /* terminator */
1442};
1443
2b63536f 1444static const unsigned int ref925x_pin_configs[8] = {
8e21c34c 1445 0x40c003f0, 0x424503f2, 0x01813022, 0x02a19021,
09a99959 1446 0x90a70320, 0x02214210, 0x01019020, 0x9033032e,
8e21c34c
TD		 1447};
1448
2b63536f 1449static const unsigned int stac925xM1_pin_configs[8] = {
9cb36c2a
MCC		 1450 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1451 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
8e21c34c
TD		 1452};
1453
2b63536f 1454static const unsigned int stac925xM1_2_pin_configs[8] = {
9cb36c2a
MCC		 1455 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1456 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1457};
58eec423 1458
2b63536f 1459static const unsigned int stac925xM2_pin_configs[8] = {
9cb36c2a
MCC		 1460 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1461 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
2c11f955
TD		 1462};
1463
2b63536f 1464static const unsigned int stac925xM2_2_pin_configs[8] = {
58eec423
MCC		 1465 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1466 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1467};
1468
2b63536f 1469static const unsigned int stac925xM3_pin_configs[8] = {
9cb36c2a
MCC		 1470 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1471 0x40a000f0, 0x90100210, 0x400003f1, 0x503303f3,
1472};
58eec423 1473
2b63536f 1474static const unsigned int stac925xM5_pin_configs[8] = {
9cb36c2a
MCC		 1475 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1476 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1477};
1478
2b63536f 1479static const unsigned int stac925xM6_pin_configs[8] = {
9cb36c2a
MCC		 1480 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1481 0x40a000f0, 0x90100210, 0x400003f1, 0x90330320,
8e21c34c
TD		 1482};
1483
2b63536f 1484static const unsigned int *stac925x_brd_tbl[STAC_925x_MODELS] = {
8e21c34c 1485 [STAC_REF] = ref925x_pin_configs,
9cb36c2a
MCC		 1486 [STAC_M1] = stac925xM1_pin_configs,
1487 [STAC_M1_2] = stac925xM1_2_pin_configs,
1488 [STAC_M2] = stac925xM2_pin_configs,
8e21c34c 1489 [STAC_M2_2] = stac925xM2_2_pin_configs,
9cb36c2a
MCC		 1490 [STAC_M3] = stac925xM3_pin_configs,
1491 [STAC_M5] = stac925xM5_pin_configs,
1492 [STAC_M6] = stac925xM6_pin_configs,
8e21c34c
TD		 1493};
1494
ea734963 1495static const char * const stac925x_models[STAC_925x_MODELS] = {
1607b8ea 1496 [STAC_925x_AUTO] = "auto",
8e21c34c 1497 [STAC_REF] = "ref",
9cb36c2a
MCC		 1498 [STAC_M1] = "m1",
1499 [STAC_M1_2] = "m1-2",
1500 [STAC_M2] = "m2",
8e21c34c 1501 [STAC_M2_2] = "m2-2",
9cb36c2a
MCC		 1502 [STAC_M3] = "m3",
1503 [STAC_M5] = "m5",
1504 [STAC_M6] = "m6",
8e21c34c
TD		 1505};
1506
2b63536f 1507static const struct snd_pci_quirk stac925x_codec_id_cfg_tbl[] = {
58eec423
MCC		 1508 SND_PCI_QUIRK(0x107b, 0x0316, "Gateway M255", STAC_M2),
1509 SND_PCI_QUIRK(0x107b, 0x0366, "Gateway MP6954", STAC_M5),
1510 SND_PCI_QUIRK(0x107b, 0x0461, "Gateway NX560XL", STAC_M1),
1511 SND_PCI_QUIRK(0x107b, 0x0681, "Gateway NX860", STAC_M2),
9cb36c2a 1512 SND_PCI_QUIRK(0x107b, 0x0367, "Gateway MX6453", STAC_M1_2),
9cb36c2a
MCC		 1513 /* Not sure about the brand name for those */
1514 SND_PCI_QUIRK(0x107b, 0x0281, "Gateway mobile", STAC_M1),
1515 SND_PCI_QUIRK(0x107b, 0x0507, "Gateway mobile", STAC_M3),
1516 SND_PCI_QUIRK(0x107b, 0x0281, "Gateway mobile", STAC_M6),
1517 SND_PCI_QUIRK(0x107b, 0x0685, "Gateway mobile", STAC_M2_2),
9cb36c2a 1518 {} /* terminator */
8e21c34c
TD		 1519};
1520
2b63536f 1521static const struct snd_pci_quirk stac925x_cfg_tbl[] = {
8e21c34c
TD		 1522 /* SigmaTel reference board */
1523 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668, "DFI LanParty", STAC_REF),
577aa2c1 1524 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101, "DFI LanParty", STAC_REF),
2c11f955 1525 SND_PCI_QUIRK(0x8384, 0x7632, "Stac9202 Reference Board", STAC_REF),
9cb36c2a
MCC		 1526
1527 /* Default table for unknown ID */
1528 SND_PCI_QUIRK(0x1002, 0x437b, "Gateway mobile", STAC_M2_2),
1529
8e21c34c
TD		 1530 {} /* terminator */
1531};
1532
2b63536f 1533static const unsigned int ref92hd73xx_pin_configs[13] = {
e1f0d669
MR		 1534 0x02214030, 0x02a19040, 0x01a19020, 0x02214030,
1535 0x0181302e, 0x01014010, 0x01014020, 0x01014030,
1536 0x02319040, 0x90a000f0, 0x90a000f0, 0x01452050,
a7662640
MR		 1537 0x01452050,
1538};
1539
2b63536f 1540static const unsigned int dell_m6_pin_configs[13] = {
a7662640 1541 0x0321101f, 0x4f00000f, 0x4f0000f0, 0x90170110,
7c2ba97b 1542 0x03a11020, 0x0321101f, 0x4f0000f0, 0x4f0000f0,
a7662640
MR		 1543 0x4f0000f0, 0x90a60160, 0x4f0000f0, 0x4f0000f0,
1544 0x4f0000f0,
e1f0d669
MR		 1545};
1546
2b63536f 1547static const unsigned int alienware_m17x_pin_configs[13] = {
842ae638
TI		 1548 0x0321101f, 0x0321101f, 0x03a11020, 0x03014020,
1549 0x90170110, 0x4f0000f0, 0x4f0000f0, 0x4f0000f0,
1550 0x4f0000f0, 0x90a60160, 0x4f0000f0, 0x4f0000f0,
1551 0x904601b0,
1552};
1553
2b63536f 1554static const unsigned int intel_dg45id_pin_configs[13] = {
52dc4386 1555 0x02214230, 0x02A19240, 0x01013214, 0x01014210,
4d26f446 1556 0x01A19250, 0x01011212, 0x01016211
52dc4386
AF		 1557};
1558
2b63536f 1559static const unsigned int *stac92hd73xx_brd_tbl[STAC_92HD73XX_MODELS] = {
a7662640 1560 [STAC_92HD73XX_REF] = ref92hd73xx_pin_configs,
661cd8fb
TI		 1561 [STAC_DELL_M6_AMIC] = dell_m6_pin_configs,
1562 [STAC_DELL_M6_DMIC] = dell_m6_pin_configs,
1563 [STAC_DELL_M6_BOTH] = dell_m6_pin_configs,
6b3ab21e 1564 [STAC_DELL_EQ] = dell_m6_pin_configs,
842ae638 1565 [STAC_ALIENWARE_M17X] = alienware_m17x_pin_configs,
52dc4386 1566 [STAC_92HD73XX_INTEL] = intel_dg45id_pin_configs,
e1f0d669
MR		 1567};
1568
ea734963 1569static const char * const stac92hd73xx_models[STAC_92HD73XX_MODELS] = {
1607b8ea 1570 [STAC_92HD73XX_AUTO] = "auto",
9e43f0de 1571 [STAC_92HD73XX_NO_JD] = "no-jd",
e1f0d669 1572 [STAC_92HD73XX_REF] = "ref",
ae709440 1573 [STAC_92HD73XX_INTEL] = "intel",
661cd8fb
TI		 1574 [STAC_DELL_M6_AMIC] = "dell-m6-amic",
1575 [STAC_DELL_M6_DMIC] = "dell-m6-dmic",
1576 [STAC_DELL_M6_BOTH] = "dell-m6",
6b3ab21e 1577 [STAC_DELL_EQ] = "dell-eq",
842ae638 1578 [STAC_ALIENWARE_M17X] = "alienware",
e1f0d669
MR		 1579};
1580
2b63536f 1581static const struct snd_pci_quirk stac92hd73xx_cfg_tbl[] = {
e1f0d669
MR		 1582 /* SigmaTel reference board */
1583 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
a7662640 1584 "DFI LanParty", STAC_92HD73XX_REF),
577aa2c1
MR		 1585 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1586 "DFI LanParty", STAC_92HD73XX_REF),
ae709440
WF		 1587 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5002,
1588 "Intel DG45ID", STAC_92HD73XX_INTEL),
1589 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5003,
1590 "Intel DG45FC", STAC_92HD73XX_INTEL),
a7662640 1591 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0254,
661cd8fb 1592 "Dell Studio 1535", STAC_DELL_M6_DMIC),
a7662640 1593 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0255,
661cd8fb 1594 "unknown Dell", STAC_DELL_M6_DMIC),
a7662640 1595 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0256,
661cd8fb 1596 "unknown Dell", STAC_DELL_M6_BOTH),
a7662640 1597 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0257,
661cd8fb 1598 "unknown Dell", STAC_DELL_M6_BOTH),
a7662640 1599 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x025e,
661cd8fb 1600 "unknown Dell", STAC_DELL_M6_AMIC),
a7662640 1601 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x025f,
661cd8fb 1602 "unknown Dell", STAC_DELL_M6_AMIC),
a7662640 1603 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0271,
661cd8fb
TI		 1604 "unknown Dell", STAC_DELL_M6_DMIC),
1605 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0272,
1606 "unknown Dell", STAC_DELL_M6_DMIC),
b0fc5e04 1607 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x029f,
661cd8fb 1608 "Dell Studio 1537", STAC_DELL_M6_DMIC),
fa620e97
JS		 1609 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02a0,
1610 "Dell Studio 17", STAC_DELL_M6_DMIC),
626f5cef
TI		 1611 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02be,
1612 "Dell Studio 1555", STAC_DELL_M6_DMIC),
8ef5837a
DB		 1613 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02bd,
1614 "Dell Studio 1557", STAC_DELL_M6_DMIC),
aac78daf 1615 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02fe,
ffe535ed 1616 "Dell Studio XPS 1645", STAC_DELL_M6_DMIC),
5c1bccf6 1617 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0413,
e033ebfb 1618 "Dell Studio 1558", STAC_DELL_M6_DMIC),
e1f0d669
MR		 1619 {} /* terminator */
1620};
1621
2b63536f 1622static const struct snd_pci_quirk stac92hd73xx_codec_id_cfg_tbl[] = {
842ae638
TI		 1623 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02a1,
1624 "Alienware M17x", STAC_ALIENWARE_M17X),
0defe09c
DC		 1625 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x043a,
1626 "Alienware M17x", STAC_ALIENWARE_M17X),
dbd1b547 1627 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0490,
b9ecc4ee 1628 "Alienware M17x R3", STAC_DELL_EQ),
842ae638
TI		 1629 {} /* terminator */
1630};
1631
2b63536f 1632static const unsigned int ref92hd83xxx_pin_configs[10] = {
d0513fc6
MR		 1633 0x02214030, 0x02211010, 0x02a19020, 0x02170130,
1634 0x01014050, 0x01819040, 0x01014020, 0x90a3014e,
d0513fc6
MR		 1635 0x01451160, 0x98560170,
1636};
1637
2b63536f 1638static const unsigned int dell_s14_pin_configs[10] = {
69b5655a
TI		 1639 0x0221403f, 0x0221101f, 0x02a19020, 0x90170110,
1640 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x90a60160,
8bb0ac55
MR		 1641 0x40f000f0, 0x40f000f0,
1642};
1643
f7f9bdfa
JW		 1644static const unsigned int dell_vostro_3500_pin_configs[10] = {
1645 0x02a11020, 0x0221101f, 0x400000f0, 0x90170110,
1646 0x400000f1, 0x400000f2, 0x400000f3, 0x90a60160,
1647 0x400000f4, 0x400000f5,
1648};
1649
2b63536f 1650static const unsigned int hp_dv7_4000_pin_configs[10] = {
48315590
SE		 1651 0x03a12050, 0x0321201f, 0x40f000f0, 0x90170110,
1652 0x40f000f0, 0x40f000f0, 0x90170110, 0xd5a30140,
1653 0x40f000f0, 0x40f000f0,
1654};
1655
5556e147
VK		 1656static const unsigned int hp_zephyr_pin_configs[10] = {
1657 0x01813050, 0x0421201f, 0x04a1205e, 0x96130310,
1658 0x96130310, 0x0101401f, 0x1111611f, 0xd5a30130,
1659 0, 0,
1660};
1661
0c27c180
VK		 1662static const unsigned int hp_cNB11_intquad_pin_configs[10] = {
1663 0x40f000f0, 0x0221101f, 0x02a11020, 0x92170110,
1664 0x40f000f0, 0x92170110, 0x40f000f0, 0xd5a30130,
1665 0x40f000f0, 0x40f000f0,
1666};
1667
2b63536f 1668static const unsigned int *stac92hd83xxx_brd_tbl[STAC_92HD83XXX_MODELS] = {
d0513fc6 1669 [STAC_92HD83XXX_REF] = ref92hd83xxx_pin_configs,
32ed3f46 1670 [STAC_92HD83XXX_PWR_REF] = ref92hd83xxx_pin_configs,
8bb0ac55 1671 [STAC_DELL_S14] = dell_s14_pin_configs,
f7f9bdfa 1672 [STAC_DELL_VOSTRO_3500] = dell_vostro_3500_pin_configs,
0c27c180 1673 [STAC_92HD83XXX_HP_cNB11_INTQUAD] = hp_cNB11_intquad_pin_configs,
48315590 1674 [STAC_HP_DV7_4000] = hp_dv7_4000_pin_configs,
5556e147 1675 [STAC_HP_ZEPHYR] = hp_zephyr_pin_configs,
d0513fc6
MR		 1676};
1677
ea734963 1678static const char * const stac92hd83xxx_models[STAC_92HD83XXX_MODELS] = {
1607b8ea 1679 [STAC_92HD83XXX_AUTO] = "auto",
d0513fc6 1680 [STAC_92HD83XXX_REF] = "ref",
32ed3f46 1681 [STAC_92HD83XXX_PWR_REF] = "mic-ref",
8bb0ac55 1682 [STAC_DELL_S14] = "dell-s14",
f7f9bdfa 1683 [STAC_DELL_VOSTRO_3500] = "dell-vostro-3500",
0c27c180 1684 [STAC_92HD83XXX_HP_cNB11_INTQUAD] = "hp_cNB11_intquad",
48315590 1685 [STAC_HP_DV7_4000] = "hp-dv7-4000",
5556e147 1686 [STAC_HP_ZEPHYR] = "hp-zephyr",
a3e19973 1687 [STAC_92HD83XXX_HP_LED] = "hp-led",
ff8a1e27 1688 [STAC_92HD83XXX_HP_INV_LED] = "hp-inv-led",
62cbde18 1689 [STAC_92HD83XXX_HP_MIC_LED] = "hp-mic-led",
8d032a8f 1690 [STAC_92HD83XXX_HEADSET_JACK] = "headset-jack",
d0513fc6
MR		 1691};
1692
2b63536f 1693static const struct snd_pci_quirk stac92hd83xxx_cfg_tbl[] = {
d0513fc6
MR		 1694 /* SigmaTel reference board */
1695 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
f9d088b2 1696 "DFI LanParty", STAC_92HD83XXX_REF),
577aa2c1
MR		 1697 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1698 "DFI LanParty", STAC_92HD83XXX_REF),
8bb0ac55
MR		 1699 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02ba,
1700 "unknown Dell", STAC_DELL_S14),
8d032a8f
DH		 1701 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0532,
1702 "Dell Latitude E6230", STAC_92HD83XXX_HEADSET_JACK),
1703 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0533,
1704 "Dell Latitude E6330", STAC_92HD83XXX_HEADSET_JACK),
1705 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0534,
1706 "Dell Latitude E6430", STAC_92HD83XXX_HEADSET_JACK),
1707 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0535,
1708 "Dell Latitude E6530", STAC_92HD83XXX_HEADSET_JACK),
1709 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x053c,
1710 "Dell Latitude E5430", STAC_92HD83XXX_HEADSET_JACK),
1711 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x053d,
1712 "Dell Latitude E5530", STAC_92HD83XXX_HEADSET_JACK),
1713 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0549,
1714 "Dell Latitude E5430", STAC_92HD83XXX_HEADSET_JACK),
1715 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x057d,
1716 "Dell Latitude E6430s", STAC_92HD83XXX_HEADSET_JACK),
1717 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0584,
1718 "Dell Latitude E6430U", STAC_92HD83XXX_HEADSET_JACK),
f7f9bdfa
JW		 1719 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x1028,
1720 "Dell Vostro 3500", STAC_DELL_VOSTRO_3500),
0c27c180
VK		 1721 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x1656,
1722 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1723 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x1657,
1724 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1725 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x1658,
1726 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1727 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x1659,
1728 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1729 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x165A,
1730 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1731 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x165B,
1732 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
62cbde18
TI		 1733 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x18df,
1734 "HP Folio", STAC_92HD83XXX_HP_MIC_LED),
0c27c180
VK		 1735 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3388,
1736 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1737 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3389,
1738 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1739 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x355B,
1740 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1741 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x355C,
1742 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1743 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x355D,
1744 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1745 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x355E,
1746 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1747 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x355F,
1748 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1749 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3560,
1750 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1751 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x358B,
1752 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1753 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x358C,
1754 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1755 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x358D,
1756 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1757 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3591,
1758 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1759 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3592,
1760 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
1761 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3593,
1762 "HP", STAC_92HD83XXX_HP_cNB11_INTQUAD),
5556e147
VK		 1763 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3561,
1764 "HP", STAC_HP_ZEPHYR),
a3e19973
TI		 1765 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3660,
1766 "HP Mini", STAC_92HD83XXX_HP_LED),
5afc13af
GMDV		 1767 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x144E,
1768 "HP Pavilion dv5", STAC_92HD83XXX_HP_INV_LED),
5556e147
VK		 1769 {} /* terminator */
1770};
1771
1772static const struct snd_pci_quirk stac92hd83xxx_codec_id_cfg_tbl[] = {
1773 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3561,
1774 "HP", STAC_HP_ZEPHYR),
574f3c4f 1775 {} /* terminator */
d0513fc6
MR		 1776};
1777
2b63536f 1778static const unsigned int ref92hd71bxx_pin_configs[STAC92HD71BXX_NUM_PINS] = {
e035b841 1779 0x02214030, 0x02a19040, 0x01a19020, 0x01014010,
4b33c767 1780 0x0181302e, 0x01014010, 0x01019020, 0x90a000f0,
616f89e7
HRK		 1781 0x90a000f0, 0x01452050, 0x01452050, 0x00000000,
1782 0x00000000
e035b841
MR		 1783};
1784
2b63536f 1785static const unsigned int dell_m4_1_pin_configs[STAC92HD71BXX_NUM_PINS] = {
a7662640 1786 0x0421101f, 0x04a11221, 0x40f000f0, 0x90170110,
07bcb316 1787 0x23a1902e, 0x23014250, 0x40f000f0, 0x90a000f0,
616f89e7
HRK		 1788 0x40f000f0, 0x4f0000f0, 0x4f0000f0, 0x00000000,
1789 0x00000000
a7662640
MR		 1790};
1791
2b63536f 1792static const unsigned int dell_m4_2_pin_configs[STAC92HD71BXX_NUM_PINS] = {
a7662640
MR		 1793 0x0421101f, 0x04a11221, 0x90a70330, 0x90170110,
1794 0x23a1902e, 0x23014250, 0x40f000f0, 0x40f000f0,
616f89e7
HRK		 1795 0x40f000f0, 0x044413b0, 0x044413b0, 0x00000000,
1796 0x00000000
a7662640
MR		 1797};
1798
2b63536f 1799static const unsigned int dell_m4_3_pin_configs[STAC92HD71BXX_NUM_PINS] = {
3a7abfd2
MR		 1800 0x0421101f, 0x04a11221, 0x90a70330, 0x90170110,
1801 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x90a000f0,
616f89e7
HRK		 1802 0x40f000f0, 0x044413b0, 0x044413b0, 0x00000000,
1803 0x00000000
3a7abfd2
MR		 1804};
1805
2b63536f 1806static const unsigned int *stac92hd71bxx_brd_tbl[STAC_92HD71BXX_MODELS] = {
e035b841 1807 [STAC_92HD71BXX_REF] = ref92hd71bxx_pin_configs,
a7662640
MR		 1808 [STAC_DELL_M4_1] = dell_m4_1_pin_configs,
1809 [STAC_DELL_M4_2] = dell_m4_2_pin_configs,
3a7abfd2 1810 [STAC_DELL_M4_3] = dell_m4_3_pin_configs,
6a14f585 1811 [STAC_HP_M4] = NULL,
2a6ce6e5 1812 [STAC_HP_DV4] = NULL,
1b0652eb 1813 [STAC_HP_DV5] = NULL,
ae6241fb 1814 [STAC_HP_HDX] = NULL,
514bf54c 1815 [STAC_HP_DV4_1222NR] = NULL,
e035b841
MR		 1816};
1817
ea734963 1818static const char * const stac92hd71bxx_models[STAC_92HD71BXX_MODELS] = {
1607b8ea 1819 [STAC_92HD71BXX_AUTO] = "auto",
e035b841 1820 [STAC_92HD71BXX_REF] = "ref",
a7662640
MR		 1821 [STAC_DELL_M4_1] = "dell-m4-1",
1822 [STAC_DELL_M4_2] = "dell-m4-2",
3a7abfd2 1823 [STAC_DELL_M4_3] = "dell-m4-3",
6a14f585 1824 [STAC_HP_M4] = "hp-m4",
2a6ce6e5 1825 [STAC_HP_DV4] = "hp-dv4",
1b0652eb 1826 [STAC_HP_DV5] = "hp-dv5",
ae6241fb 1827 [STAC_HP_HDX] = "hp-hdx",
514bf54c 1828 [STAC_HP_DV4_1222NR] = "hp-dv4-1222nr",
e035b841
MR		 1829};
1830
2b63536f 1831static const struct snd_pci_quirk stac92hd71bxx_cfg_tbl[] = {
e035b841
MR		 1832 /* SigmaTel reference board */
1833 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1834 "DFI LanParty", STAC_92HD71BXX_REF),
577aa2c1
MR		 1835 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1836 "DFI LanParty", STAC_92HD71BXX_REF),
514bf54c
JG		 1837 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30fb,
1838 "HP dv4-1222nr", STAC_HP_DV4_1222NR),
5bdaaada
VK		 1839 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x1720,
1840 "HP", STAC_HP_DV5),
58d8395b
TI		 1841 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x3080,
1842 "HP", STAC_HP_DV5),
2ae466f8 1843 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x30f0,
2a6ce6e5 1844 "HP dv4-7", STAC_HP_DV4),
2ae466f8
TI		 1845 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x3600,
1846 "HP dv4-7", STAC_HP_DV5),
6fce61ae
TI		 1847 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3610,
1848 "HP HDX", STAC_HP_HDX), /* HDX18 */
9a9e2359 1849 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x361a,
2ae466f8 1850 "HP mini 1000", STAC_HP_M4),
ae6241fb 1851 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x361b,
6fce61ae 1852 "HP HDX", STAC_HP_HDX), /* HDX16 */
6e34c033
TI		 1853 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x3620,
1854 "HP dv6", STAC_HP_DV5),
e3d2530a
KG		 1855 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3061,
1856 "HP dv6", STAC_HP_DV5), /* HP dv6-1110ax */
9b2167d5
LY		 1857 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x363e,
1858 "HP DV6", STAC_HP_DV5),
1972d025
TI		 1859 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x7010,
1860 "HP", STAC_HP_DV5),
a7662640
MR		 1861 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0233,
1862 "unknown Dell", STAC_DELL_M4_1),
1863 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0234,
1864 "unknown Dell", STAC_DELL_M4_1),
1865 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0250,
1866 "unknown Dell", STAC_DELL_M4_1),
1867 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x024f,
1868 "unknown Dell", STAC_DELL_M4_1),
1869 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x024d,
1870 "unknown Dell", STAC_DELL_M4_1),
1871 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0251,
1872 "unknown Dell", STAC_DELL_M4_1),
1873 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0277,
1874 "unknown Dell", STAC_DELL_M4_1),
1875 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0263,
1876 "unknown Dell", STAC_DELL_M4_2),
1877 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0265,
1878 "unknown Dell", STAC_DELL_M4_2),
1879 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0262,
1880 "unknown Dell", STAC_DELL_M4_2),
1881 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0264,
1882 "unknown Dell", STAC_DELL_M4_2),
3a7abfd2
MR		 1883 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02aa,
1884 "unknown Dell", STAC_DELL_M4_3),
e035b841
MR		 1885 {} /* terminator */
1886};
1887
2b63536f 1888static const unsigned int ref922x_pin_configs[10] = {
403d1944
MP		 1889 0x01014010, 0x01016011, 0x01012012, 0x0221401f,
1890 0x01813122, 0x01011014, 0x01441030, 0x01c41030,
2f2f4251
M		 1891 0x40000100, 0x40000100,
1892};
1893
dfe495d0
TI		 1894/*
1895 STAC 922X pin configs for
1896 102801A7
1897 102801AB
1898 102801A9
1899 102801D1
1900 102801D2
1901*/
2b63536f 1902static const unsigned int dell_922x_d81_pin_configs[10] = {
dfe495d0
TI		 1903 0x02214030, 0x01a19021, 0x01111012, 0x01114010,
1904 0x02a19020, 0x01117011, 0x400001f0, 0x400001f1,
1905 0x01813122, 0x400001f2,
1906};
1907
1908/*
1909 STAC 922X pin configs for
1910 102801AC
1911 102801D0
1912*/
2b63536f 1913static const unsigned int dell_922x_d82_pin_configs[10] = {
dfe495d0
TI		 1914 0x02214030, 0x01a19021, 0x01111012, 0x01114010,
1915 0x02a19020, 0x01117011, 0x01451140, 0x400001f0,
1916 0x01813122, 0x400001f1,
1917};
1918
1919/*
1920 STAC 922X pin configs for
1921 102801BF
1922*/
2b63536f 1923static const unsigned int dell_922x_m81_pin_configs[10] = {
dfe495d0
TI		 1924 0x0321101f, 0x01112024, 0x01111222, 0x91174220,
1925 0x03a11050, 0x01116221, 0x90a70330, 0x01452340,
1926 0x40C003f1, 0x405003f0,
1927};
1928
1929/*
1930 STAC 9221 A1 pin configs for
1931 102801D7 (Dell XPS M1210)
1932*/
2b63536f 1933static const unsigned int dell_922x_m82_pin_configs[10] = {
7f9310c1
JZ		 1934 0x02211211, 0x408103ff, 0x02a1123e, 0x90100310,
1935 0x408003f1, 0x0221121f, 0x03451340, 0x40c003f2,
dfe495d0
TI		 1936 0x508003f3, 0x405003f4,
1937};
1938
2b63536f 1939static const unsigned int d945gtp3_pin_configs[10] = {
869264c4 1940 0x0221401f, 0x01a19022, 0x01813021, 0x01014010,
403d1944
MP		 1941 0x40000100, 0x40000100, 0x40000100, 0x40000100,
1942 0x02a19120, 0x40000100,
1943};
1944
2b63536f 1945static const unsigned int d945gtp5_pin_configs[10] = {
869264c4
MP		 1946 0x0221401f, 0x01011012, 0x01813024, 0x01014010,
1947 0x01a19021, 0x01016011, 0x01452130, 0x40000100,
403d1944
MP		 1948 0x02a19320, 0x40000100,
1949};
1950
2b63536f 1951static const unsigned int intel_mac_v1_pin_configs[10] = {
5d5d3bc3
IZ		 1952 0x0121e21f, 0x400000ff, 0x9017e110, 0x400000fd,
1953 0x400000fe, 0x0181e020, 0x1145e030, 0x11c5e240,
1954 0x400000fc, 0x400000fb,
1955};
1956
2b63536f 1957static const unsigned int intel_mac_v2_pin_configs[10] = {
5d5d3bc3
IZ		 1958 0x0121e21f, 0x90a7012e, 0x9017e110, 0x400000fd,
1959 0x400000fe, 0x0181e020, 0x1145e230, 0x500000fa,
1960 0x400000fc, 0x400000fb,
6f0778d8
NB		 1961};
1962
2b63536f 1963static const unsigned int intel_mac_v3_pin_configs[10] = {
5d5d3bc3
IZ		 1964 0x0121e21f, 0x90a7012e, 0x9017e110, 0x400000fd,
1965 0x400000fe, 0x0181e020, 0x1145e230, 0x11c5e240,
3fc24d85
TI		 1966 0x400000fc, 0x400000fb,
1967};
1968
2b63536f 1969static const unsigned int intel_mac_v4_pin_configs[10] = {
5d5d3bc3
IZ		 1970 0x0321e21f, 0x03a1e02e, 0x9017e110, 0x9017e11f,
1971 0x400000fe, 0x0381e020, 0x1345e230, 0x13c5e240,
f16928fb
SF		 1972 0x400000fc, 0x400000fb,
1973};
1974
2b63536f 1975static const unsigned int intel_mac_v5_pin_configs[10] = {
5d5d3bc3
IZ		 1976 0x0321e21f, 0x03a1e02e, 0x9017e110, 0x9017e11f,
1977 0x400000fe, 0x0381e020, 0x1345e230, 0x13c5e240,
1978 0x400000fc, 0x400000fb,
0dae0f83
TI		 1979};
1980
2b63536f 1981static const unsigned int ecs202_pin_configs[10] = {
8c650087
MCC		 1982 0x0221401f, 0x02a19020, 0x01a19020, 0x01114010,
1983 0x408000f0, 0x01813022, 0x074510a0, 0x40c400f1,
1984 0x9037012e, 0x40e000f2,
1985};
76c08828 1986
2b63536f 1987static const unsigned int *stac922x_brd_tbl[STAC_922X_MODELS] = {
f5fcc13c 1988 [STAC_D945_REF] = ref922x_pin_configs,
19039bd0
TI		 1989 [STAC_D945GTP3] = d945gtp3_pin_configs,
1990 [STAC_D945GTP5] = d945gtp5_pin_configs,
5d5d3bc3
IZ		 1991 [STAC_INTEL_MAC_V1] = intel_mac_v1_pin_configs,
1992 [STAC_INTEL_MAC_V2] = intel_mac_v2_pin_configs,
1993 [STAC_INTEL_MAC_V3] = intel_mac_v3_pin_configs,
1994 [STAC_INTEL_MAC_V4] = intel_mac_v4_pin_configs,
1995 [STAC_INTEL_MAC_V5] = intel_mac_v5_pin_configs,
536319af 1996 [STAC_INTEL_MAC_AUTO] = intel_mac_v3_pin_configs,
dfe495d0 1997 /* for backward compatibility */
5d5d3bc3
IZ		 1998 [STAC_MACMINI] = intel_mac_v3_pin_configs,
1999 [STAC_MACBOOK] = intel_mac_v5_pin_configs,
2000 [STAC_MACBOOK_PRO_V1] = intel_mac_v3_pin_configs,
2001 [STAC_MACBOOK_PRO_V2] = intel_mac_v3_pin_configs,
2002 [STAC_IMAC_INTEL] = intel_mac_v2_pin_configs,
2003 [STAC_IMAC_INTEL_20] = intel_mac_v3_pin_configs,
8c650087 2004 [STAC_ECS_202] = ecs202_pin_configs,
dfe495d0
TI		 2005 [STAC_922X_DELL_D81] = dell_922x_d81_pin_configs,
2006 [STAC_922X_DELL_D82] = dell_922x_d82_pin_configs,
2007 [STAC_922X_DELL_M81] = dell_922x_m81_pin_configs,
2008 [STAC_922X_DELL_M82] = dell_922x_m82_pin_configs,
403d1944
MP		 2009};
2010
ea734963 2011static const char * const stac922x_models[STAC_922X_MODELS] = {
1607b8ea 2012 [STAC_922X_AUTO] = "auto",
f5fcc13c
TI		 2013 [STAC_D945_REF] = "ref",
2014 [STAC_D945GTP5] = "5stack",
2015 [STAC_D945GTP3] = "3stack",
5d5d3bc3
IZ		 2016 [STAC_INTEL_MAC_V1] = "intel-mac-v1",
2017 [STAC_INTEL_MAC_V2] = "intel-mac-v2",
2018 [STAC_INTEL_MAC_V3] = "intel-mac-v3",
2019 [STAC_INTEL_MAC_V4] = "intel-mac-v4",
2020 [STAC_INTEL_MAC_V5] = "intel-mac-v5",
536319af 2021 [STAC_INTEL_MAC_AUTO] = "intel-mac-auto",
dfe495d0 2022 /* for backward compatibility */
f5fcc13c 2023 [STAC_MACMINI] = "macmini",
3fc24d85 2024 [STAC_MACBOOK] = "macbook",
6f0778d8
NB		 2025 [STAC_MACBOOK_PRO_V1] = "macbook-pro-v1",
2026 [STAC_MACBOOK_PRO_V2] = "macbook-pro",
f16928fb 2027 [STAC_IMAC_INTEL] = "imac-intel",
0dae0f83 2028 [STAC_IMAC_INTEL_20] = "imac-intel-20",
8c650087 2029 [STAC_ECS_202] = "ecs202",
dfe495d0
TI		 2030 [STAC_922X_DELL_D81] = "dell-d81",
2031 [STAC_922X_DELL_D82] = "dell-d82",
2032 [STAC_922X_DELL_M81] = "dell-m81",
2033 [STAC_922X_DELL_M82] = "dell-m82",
f5fcc13c
TI		 2034};
2035
2b63536f 2036static const struct snd_pci_quirk stac922x_cfg_tbl[] = {
f5fcc13c
TI		 2037 /* SigmaTel reference board */
2038 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2039 "DFI LanParty", STAC_D945_REF),
577aa2c1
MR		 2040 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
2041 "DFI LanParty", STAC_D945_REF),
f5fcc13c
TI		 2042 /* Intel 945G based systems */
2043 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0101,
2044 "Intel D945G", STAC_D945GTP3),
2045 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0202,
2046 "Intel D945G", STAC_D945GTP3),
2047 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0606,
2048 "Intel D945G", STAC_D945GTP3),
2049 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0601,
2050 "Intel D945G", STAC_D945GTP3),
2051 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0111,
2052 "Intel D945G", STAC_D945GTP3),
2053 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1115,
2054 "Intel D945G", STAC_D945GTP3),
2055 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1116,
2056 "Intel D945G", STAC_D945GTP3),
2057 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1117,
2058 "Intel D945G", STAC_D945GTP3),
2059 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1118,
2060 "Intel D945G", STAC_D945GTP3),
2061 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1119,
2062 "Intel D945G", STAC_D945GTP3),
2063 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x8826,
2064 "Intel D945G", STAC_D945GTP3),
2065 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5049,
2066 "Intel D945G", STAC_D945GTP3),
2067 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5055,
2068 "Intel D945G", STAC_D945GTP3),
2069 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5048,
2070 "Intel D945G", STAC_D945GTP3),
2071 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0110,
2072 "Intel D945G", STAC_D945GTP3),
2073 /* Intel D945G 5-stack systems */
2074 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0404,
2075 "Intel D945G", STAC_D945GTP5),
2076 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0303,
2077 "Intel D945G", STAC_D945GTP5),
2078 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0013,
2079 "Intel D945G", STAC_D945GTP5),
2080 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0417,
2081 "Intel D945G", STAC_D945GTP5),
2082 /* Intel 945P based systems */
2083 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0b0b,
2084 "Intel D945P", STAC_D945GTP3),
2085 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0112,
2086 "Intel D945P", STAC_D945GTP3),
2087 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0d0d,
2088 "Intel D945P", STAC_D945GTP3),
2089 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0909,
2090 "Intel D945P", STAC_D945GTP3),
2091 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0505,
2092 "Intel D945P", STAC_D945GTP3),
2093 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0707,
2094 "Intel D945P", STAC_D945GTP5),
8056d47e
TI		 2095 /* other intel */
2096 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0204,
2097 "Intel D945", STAC_D945_REF),
f5fcc13c 2098 /* other systems */
536319af 2099 /* Apple Intel Mac (Mac Mini, MacBook, MacBook Pro...) */
f5fcc13c 2100 SND_PCI_QUIRK(0x8384, 0x7680,
536319af 2101 "Mac", STAC_INTEL_MAC_AUTO),
dfe495d0
TI		 2102 /* Dell systems */
2103 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a7,
2104 "unknown Dell", STAC_922X_DELL_D81),
2105 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a9,
2106 "unknown Dell", STAC_922X_DELL_D81),
2107 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ab,
2108 "unknown Dell", STAC_922X_DELL_D81),
2109 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ac,
2110 "unknown Dell", STAC_922X_DELL_D82),
2111 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01bf,
2112 "unknown Dell", STAC_922X_DELL_M81),
2113 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d0,
2114 "unknown Dell", STAC_922X_DELL_D82),
2115 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d1,
2116 "unknown Dell", STAC_922X_DELL_D81),
2117 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d2,
2118 "unknown Dell", STAC_922X_DELL_D81),
2119 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d7,
2120 "Dell XPS M1210", STAC_922X_DELL_M82),
8c650087 2121 /* ECS/PC Chips boards */
dea0a509 2122 SND_PCI_QUIRK_MASK(0x1019, 0xf000, 0x2000,
8663ae55 2123 "ECS/PC chips", STAC_ECS_202),
403d1944
MP		 2124 {} /* terminator */
2125};
2126
2b63536f 2127static const unsigned int ref927x_pin_configs[14] = {
93ed1503
TD		 2128 0x02214020, 0x02a19080, 0x0181304e, 0x01014010,
2129 0x01a19040, 0x01011012, 0x01016011, 0x0101201f,
2130 0x183301f0, 0x18a001f0, 0x18a001f0, 0x01442070,
2131 0x01c42190, 0x40000100,
3cc08dc6
MP		 2132};
2133
2b63536f 2134static const unsigned int d965_3st_pin_configs[14] = {
81d3dbde
TD		 2135 0x0221401f, 0x02a19120, 0x40000100, 0x01014011,
2136 0x01a19021, 0x01813024, 0x40000100, 0x40000100,
2137 0x40000100, 0x40000100, 0x40000100, 0x40000100,
2138 0x40000100, 0x40000100
2139};
2140
2b63536f 2141static const unsigned int d965_5st_pin_configs[14] = {
93ed1503
TD		 2142 0x02214020, 0x02a19080, 0x0181304e, 0x01014010,
2143 0x01a19040, 0x01011012, 0x01016011, 0x40000100,
2144 0x40000100, 0x40000100, 0x40000100, 0x01442070,
2145 0x40000100, 0x40000100
2146};
2147
2b63536f 2148static const unsigned int d965_5st_no_fp_pin_configs[14] = {
679d92ed
TI		 2149 0x40000100, 0x40000100, 0x0181304e, 0x01014010,
2150 0x01a19040, 0x01011012, 0x01016011, 0x40000100,
2151 0x40000100, 0x40000100, 0x40000100, 0x01442070,
2152 0x40000100, 0x40000100
2153};
2154
2b63536f 2155static const unsigned int dell_3st_pin_configs[14] = {
4ff076e5
TD		 2156 0x02211230, 0x02a11220, 0x01a19040, 0x01114210,
2157 0x01111212, 0x01116211, 0x01813050, 0x01112214,
8e9068b1 2158 0x403003fa, 0x90a60040, 0x90a60040, 0x404003fb,
4ff076e5
TD		 2159 0x40c003fc, 0x40000100
2160};
2161
2b63536f 2162static const unsigned int *stac927x_brd_tbl[STAC_927X_MODELS] = {
e28d8322 2163 [STAC_D965_REF_NO_JD] = ref927x_pin_configs,
8e9068b1
MR		 2164 [STAC_D965_REF] = ref927x_pin_configs,
2165 [STAC_D965_3ST] = d965_3st_pin_configs,
2166 [STAC_D965_5ST] = d965_5st_pin_configs,
679d92ed 2167 [STAC_D965_5ST_NO_FP] = d965_5st_no_fp_pin_configs,
8e9068b1
MR		 2168 [STAC_DELL_3ST] = dell_3st_pin_configs,
2169 [STAC_DELL_BIOS] = NULL,
54930531 2170 [STAC_927X_VOLKNOB] = NULL,
3cc08dc6
MP		 2171};
2172
ea734963 2173static const char * const stac927x_models[STAC_927X_MODELS] = {
1607b8ea 2174 [STAC_927X_AUTO] = "auto",
e28d8322 2175 [STAC_D965_REF_NO_JD] = "ref-no-jd",
8e9068b1
MR		 2176 [STAC_D965_REF] = "ref",
2177 [STAC_D965_3ST] = "3stack",
2178 [STAC_D965_5ST] = "5stack",
679d92ed 2179 [STAC_D965_5ST_NO_FP] = "5stack-no-fp",
8e9068b1
MR		 2180 [STAC_DELL_3ST] = "dell-3stack",
2181 [STAC_DELL_BIOS] = "dell-bios",
54930531 2182 [STAC_927X_VOLKNOB] = "volknob",
f5fcc13c
TI		 2183};
2184
2b63536f 2185static const struct snd_pci_quirk stac927x_cfg_tbl[] = {
f5fcc13c
TI		 2186 /* SigmaTel reference board */
2187 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2188 "DFI LanParty", STAC_D965_REF),
577aa2c1
MR		 2189 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
2190 "DFI LanParty", STAC_D965_REF),
81d3dbde 2191 /* Intel 946 based systems */
f5fcc13c
TI		 2192 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x3d01, "Intel D946", STAC_D965_3ST),
2193 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0xa301, "Intel D946", STAC_D965_3ST),
93ed1503 2194 /* 965 based 3 stack systems */
dea0a509
TI		 2195 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2100,
2196 "Intel D965", STAC_D965_3ST),
2197 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2000,
2198 "Intel D965", STAC_D965_3ST),
4ff076e5 2199 /* Dell 3 stack systems */
dfe495d0 2200 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01dd, "Dell Dimension E520", STAC_DELL_3ST),
4ff076e5
TD		 2201 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ed, "Dell ", STAC_DELL_3ST),
2202 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f4, "Dell ", STAC_DELL_3ST),
8e9068b1 2203 /* Dell 3 stack systems with verb table in BIOS */
2f32d909 2204 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f3, "Dell Inspiron 1420", STAC_DELL_BIOS),
66668b6f 2205 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f7, "Dell XPS M1730", STAC_DELL_BIOS),
2f32d909 2206 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0227, "Dell Vostro 1400 ", STAC_DELL_BIOS),
8e9068b1 2207 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x022e, "Dell ", STAC_DELL_BIOS),
84d3dc20 2208 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x022f, "Dell Inspiron 1525", STAC_DELL_BIOS),
8e9068b1
MR		 2209 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0242, "Dell ", STAC_DELL_BIOS),
2210 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0243, "Dell ", STAC_DELL_BIOS),
2211 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02ff, "Dell ", STAC_DELL_BIOS),
2212 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0209, "Dell XPS 1330", STAC_DELL_BIOS),
93ed1503 2213 /* 965 based 5 stack systems */
dea0a509
TI		 2214 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2300,
2215 "Intel D965", STAC_D965_5ST),
2216 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2500,
2217 "Intel D965", STAC_D965_5ST),
54930531
TI		 2218 /* volume-knob fixes */
2219 SND_PCI_QUIRK_VENDOR(0x10cf, "FSC", STAC_927X_VOLKNOB),
3cc08dc6
MP		 2220 {} /* terminator */
2221};
2222
2b63536f 2223static const unsigned int ref9205_pin_configs[12] = {
f3302a59 2224 0x40000100, 0x40000100, 0x01016011, 0x01014010,
09a99959 2225 0x01813122, 0x01a19021, 0x01019020, 0x40000100,
8b65727b 2226 0x90a000f0, 0x90a000f0, 0x01441030, 0x01c41030
f3302a59
MP		 2227};
2228
dfe495d0
TI		 2229/*
2230 STAC 9205 pin configs for
2231 102801F1
2232 102801F2
2233 102801FC
2234 102801FD
2235 10280204
2236 1028021F
3fa2ef74 2237 10280228 (Dell Vostro 1500)
95e70e87 2238 10280229 (Dell Vostro 1700)
dfe495d0 2239*/
2b63536f 2240static const unsigned int dell_9205_m42_pin_configs[12] = {
dfe495d0
TI		 2241 0x0321101F, 0x03A11020, 0x400003FA, 0x90170310,
2242 0x400003FB, 0x400003FC, 0x400003FD, 0x40F000F9,
2243 0x90A60330, 0x400003FF, 0x0144131F, 0x40C003FE,
2244};
2245
2246/*
2247 STAC 9205 pin configs for
2248 102801F9
2249 102801FA
2250 102801FE
2251 102801FF (Dell Precision M4300)
2252 10280206
2253 10280200
2254 10280201
2255*/
2b63536f 2256static const unsigned int dell_9205_m43_pin_configs[12] = {
ae0a8ed8
TD		 2257 0x0321101f, 0x03a11020, 0x90a70330, 0x90170310,
2258 0x400000fe, 0x400000ff, 0x400000fd, 0x40f000f9,
2259 0x400000fa, 0x400000fc, 0x0144131f, 0x40c003f8,
2260};
2261
2b63536f 2262static const unsigned int dell_9205_m44_pin_configs[12] = {
ae0a8ed8
TD		 2263 0x0421101f, 0x04a11020, 0x400003fa, 0x90170310,
2264 0x400003fb, 0x400003fc, 0x400003fd, 0x400003f9,
2265 0x90a60330, 0x400003ff, 0x01441340, 0x40c003fe,
2266};
2267
2b63536f 2268static const unsigned int *stac9205_brd_tbl[STAC_9205_MODELS] = {
ae0a8ed8 2269 [STAC_9205_REF] = ref9205_pin_configs,
dfe495d0
TI		 2270 [STAC_9205_DELL_M42] = dell_9205_m42_pin_configs,
2271 [STAC_9205_DELL_M43] = dell_9205_m43_pin_configs,
2272 [STAC_9205_DELL_M44] = dell_9205_m44_pin_configs,
d9a4268e 2273 [STAC_9205_EAPD] = NULL,
f3302a59
MP		 2274};
2275
ea734963 2276static const char * const stac9205_models[STAC_9205_MODELS] = {
1607b8ea 2277 [STAC_9205_AUTO] = "auto",
f5fcc13c 2278 [STAC_9205_REF] = "ref",
dfe495d0 2279 [STAC_9205_DELL_M42] = "dell-m42",
ae0a8ed8
TD		 2280 [STAC_9205_DELL_M43] = "dell-m43",
2281 [STAC_9205_DELL_M44] = "dell-m44",
d9a4268e 2282 [STAC_9205_EAPD] = "eapd",
f5fcc13c
TI		 2283};
2284
2b63536f 2285static const struct snd_pci_quirk stac9205_cfg_tbl[] = {
f5fcc13c
TI		 2286 /* SigmaTel reference board */
2287 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2288 "DFI LanParty", STAC_9205_REF),
02358fcf
HRK		 2289 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0xfb30,
2290 "SigmaTel", STAC_9205_REF),
577aa2c1
MR		 2291 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
2292 "DFI LanParty", STAC_9205_REF),
d9a4268e 2293 /* Dell */
dfe495d0
TI		 2294 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f1,
2295 "unknown Dell", STAC_9205_DELL_M42),
2296 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f2,
2297 "unknown Dell", STAC_9205_DELL_M42),
ae0a8ed8 2298 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f8,
b44ef2f1 2299 "Dell Precision", STAC_9205_DELL_M43),
ae0a8ed8
TD		 2300 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f9,
2301 "Dell Precision", STAC_9205_DELL_M43),
2302 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fa,
2303 "Dell Precision", STAC_9205_DELL_M43),
dfe495d0
TI		 2304 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fc,
2305 "unknown Dell", STAC_9205_DELL_M42),
2306 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fd,
2307 "unknown Dell", STAC_9205_DELL_M42),
ae0a8ed8
TD		 2308 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fe,
2309 "Dell Precision", STAC_9205_DELL_M43),
2310 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ff,
dfe495d0 2311 "Dell Precision M4300", STAC_9205_DELL_M43),
dfe495d0
TI		 2312 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0204,
2313 "unknown Dell", STAC_9205_DELL_M42),
4549915c
TI		 2314 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0206,
2315 "Dell Precision", STAC_9205_DELL_M43),
2316 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021b,
2317 "Dell Precision", STAC_9205_DELL_M43),
2318 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021c,
2319 "Dell Precision", STAC_9205_DELL_M43),
ae0a8ed8
TD		 2320 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021f,
2321 "Dell Inspiron", STAC_9205_DELL_M44),
3fa2ef74
MR		 2322 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0228,
2323 "Dell Vostro 1500", STAC_9205_DELL_M42),
95e70e87
AA		 2324 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0229,
2325 "Dell Vostro 1700", STAC_9205_DELL_M42),
d9a4268e 2326 /* Gateway */
42b95f0c 2327 SND_PCI_QUIRK(0x107b, 0x0560, "Gateway T6834c", STAC_9205_EAPD),
d9a4268e 2328 SND_PCI_QUIRK(0x107b, 0x0565, "Gateway T1616", STAC_9205_EAPD),
f3302a59
MP		 2329 {} /* terminator */
2330};
2331
330ee995 2332static void stac92xx_set_config_regs(struct hda_codec *codec,
2b63536f 2333 const unsigned int *pincfgs)
11b44bbd
RF		 2334{
2335 int i;
2336 struct sigmatel_spec *spec = codec->spec;
11b44bbd 2337
330ee995
TI		 2338 if (!pincfgs)
2339 return;
11b44bbd 2340
87d48363 2341 for (i = 0; i < spec->num_pins; i++)
330ee995
TI		 2342 if (spec->pin_nids[i] && pincfgs[i])
2343 snd_hda_codec_set_pincfg(codec, spec->pin_nids[i],
2344 pincfgs[i]);
af9f341a
TI		 2345}
2346
dabbed6f 2347/*
c7d4b2fa 2348 * Analog playback callbacks
dabbed6f 2349 */
c7d4b2fa
M		 2350static int stac92xx_playback_pcm_open(struct hda_pcm_stream *hinfo,
2351 struct hda_codec *codec,
c8b6bf9b 2352 struct snd_pcm_substream *substream)
2f2f4251 2353{
dabbed6f 2354 struct sigmatel_spec *spec = codec->spec;
8daaaa97
MR		 2355 if (spec->stream_delay)
2356 msleep(spec->stream_delay);
9a08160b
TI		 2357 return snd_hda_multi_out_analog_open(codec, &spec->multiout, substream,
2358 hinfo);
2f2f4251
M		 2359}
2360
2f2f4251
M		 2361static int stac92xx_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2362 struct hda_codec *codec,
2363 unsigned int stream_tag,
2364 unsigned int format,
c8b6bf9b 2365 struct snd_pcm_substream *substream)
2f2f4251
M		 2366{
2367 struct sigmatel_spec *spec = codec->spec;
403d1944 2368 return snd_hda_multi_out_analog_prepare(codec, &spec->multiout, stream_tag, format, substream);
2f2f4251
M		 2369}
2370
2371static int stac92xx_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
2372 struct hda_codec *codec,
c8b6bf9b 2373 struct snd_pcm_substream *substream)
2f2f4251
M		 2374{
2375 struct sigmatel_spec *spec = codec->spec;
2376 return snd_hda_multi_out_analog_cleanup(codec, &spec->multiout);
2377}
2378
dabbed6f
M		 2379/*
2380 * Digital playback callbacks
2381 */
2382static int stac92xx_dig_playback_pcm_open(struct hda_pcm_stream *hinfo,
2383 struct hda_codec *codec,
c8b6bf9b 2384 struct snd_pcm_substream *substream)
dabbed6f
M		 2385{
2386 struct sigmatel_spec *spec = codec->spec;
2387 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
2388}
2389
2390static int stac92xx_dig_playback_pcm_close(struct hda_pcm_stream *hinfo,
2391 struct hda_codec *codec,
c8b6bf9b 2392 struct snd_pcm_substream *substream)
dabbed6f
M		 2393{
2394 struct sigmatel_spec *spec = codec->spec;
2395 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2396}
2397
6b97eb45
TI		 2398static int stac92xx_dig_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2399 struct hda_codec *codec,
2400 unsigned int stream_tag,
2401 unsigned int format,
2402 struct snd_pcm_substream *substream)
2403{
2404 struct sigmatel_spec *spec = codec->spec;
2405 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
2406 stream_tag, format, substream);
2407}
2408
9411e21c
TI		 2409static int stac92xx_dig_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
2410 struct hda_codec *codec,
2411 struct snd_pcm_substream *substream)
2412{
2413 struct sigmatel_spec *spec = codec->spec;
2414 return snd_hda_multi_out_dig_cleanup(codec, &spec->multiout);
2415}
2416
dabbed6f 2417
2f2f4251
M		 2418/*
2419 * Analog capture callbacks
2420 */
2421static int stac92xx_capture_pcm_prepare(struct hda_pcm_stream *hinfo,
2422 struct hda_codec *codec,
2423 unsigned int stream_tag,
2424 unsigned int format,
c8b6bf9b 2425 struct snd_pcm_substream *substream)
2f2f4251
M		 2426{
2427 struct sigmatel_spec *spec = codec->spec;
8daaaa97 2428 hda_nid_t nid = spec->adc_nids[substream->number];
2f2f4251 2429
8daaaa97
MR		 2430 if (spec->powerdown_adcs) {
2431 msleep(40);
8c2f767b 2432 snd_hda_codec_write(codec, nid, 0,
8daaaa97
MR		 2433 AC_VERB_SET_POWER_STATE, AC_PWRST_D0);
2434 }
2435 snd_hda_codec_setup_stream(codec, nid, stream_tag, 0, format);
2f2f4251
M		 2436 return 0;
2437}
2438
2439static int stac92xx_capture_pcm_cleanup(struct hda_pcm_stream *hinfo,
2440 struct hda_codec *codec,
c8b6bf9b 2441 struct snd_pcm_substream *substream)
2f2f4251
M		 2442{
2443 struct sigmatel_spec *spec = codec->spec;
8daaaa97 2444 hda_nid_t nid = spec->adc_nids[substream->number];
2f2f4251 2445
8daaaa97
MR		 2446 snd_hda_codec_cleanup_stream(codec, nid);
2447 if (spec->powerdown_adcs)
8c2f767b 2448 snd_hda_codec_write(codec, nid, 0,
8daaaa97 2449 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
2f2f4251
M		 2450 return 0;
2451}
2452
2b63536f 2453static const struct hda_pcm_stream stac92xx_pcm_digital_playback = {
dabbed6f
M		 2454 .substreams = 1,
2455 .channels_min = 2,
2456 .channels_max = 2,
2457 /* NID is set in stac92xx_build_pcms */
2458 .ops = {
2459 .open = stac92xx_dig_playback_pcm_open,
6b97eb45 2460 .close = stac92xx_dig_playback_pcm_close,
9411e21c
TI		 2461 .prepare = stac92xx_dig_playback_pcm_prepare,
2462 .cleanup = stac92xx_dig_playback_pcm_cleanup
dabbed6f
M		 2463 },
2464};
2465
2b63536f 2466static const struct hda_pcm_stream stac92xx_pcm_digital_capture = {
dabbed6f
M		 2467 .substreams = 1,
2468 .channels_min = 2,
2469 .channels_max = 2,
2470 /* NID is set in stac92xx_build_pcms */
2471};
2472
2b63536f 2473static const struct hda_pcm_stream stac92xx_pcm_analog_playback = {
2f2f4251
M		 2474 .substreams = 1,
2475 .channels_min = 2,
c7d4b2fa 2476 .channels_max = 8,
2f2f4251
M		 2477 .nid = 0x02, /* NID to query formats and rates */
2478 .ops = {
2479 .open = stac92xx_playback_pcm_open,
2480 .prepare = stac92xx_playback_pcm_prepare,
2481 .cleanup = stac92xx_playback_pcm_cleanup
2482 },
2483};
2484
2b63536f 2485static const struct hda_pcm_stream stac92xx_pcm_analog_alt_playback = {
3cc08dc6
MP		 2486 .substreams = 1,
2487 .channels_min = 2,
2488 .channels_max = 2,
2489 .nid = 0x06, /* NID to query formats and rates */
2490 .ops = {
2491 .open = stac92xx_playback_pcm_open,
2492 .prepare = stac92xx_playback_pcm_prepare,
2493 .cleanup = stac92xx_playback_pcm_cleanup
2494 },
2495};
2496
2b63536f 2497static const struct hda_pcm_stream stac92xx_pcm_analog_capture = {
2f2f4251
M		 2498 .channels_min = 2,
2499 .channels_max = 2,
9e05b7a3 2500 /* NID + .substreams is set in stac92xx_build_pcms */
2f2f4251
M		 2501 .ops = {
2502 .prepare = stac92xx_capture_pcm_prepare,
2503 .cleanup = stac92xx_capture_pcm_cleanup
2504 },
2505};
2506
2507static int stac92xx_build_pcms(struct hda_codec *codec)
2508{
2509 struct sigmatel_spec *spec = codec->spec;
2510 struct hda_pcm *info = spec->pcm_rec;
2511
2512 codec->num_pcms = 1;
2513 codec->pcm_info = info;
2514
c7d4b2fa 2515 info->name = "STAC92xx Analog";
2f2f4251 2516 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_analog_playback;
00a602db
TI		 2517 info->stream[SNDRV_PCM_STREAM_PLAYBACK].nid =
2518 spec->multiout.dac_nids[0];
ee81abb6
TI		 2519 if (spec->autocfg.line_out_type == AUTO_PIN_SPEAKER_OUT &&
2520 spec->autocfg.line_outs == 2)
2521 info->stream[SNDRV_PCM_STREAM_PLAYBACK].chmap =
2522 snd_pcm_2_1_chmaps;
2523
2f2f4251 2524 info->stream[SNDRV_PCM_STREAM_CAPTURE] = stac92xx_pcm_analog_capture;
3cc08dc6 2525 info->stream[SNDRV_PCM_STREAM_CAPTURE].nid = spec->adc_nids[0];
9e05b7a3 2526 info->stream[SNDRV_PCM_STREAM_CAPTURE].substreams = spec->num_adcs;
3cc08dc6
MP		 2527
2528 if (spec->alt_switch) {
2529 codec->num_pcms++;
2530 info++;
2531 info->name = "STAC92xx Analog Alt";
2532 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_analog_alt_playback;
2533 }
2f2f4251 2534
dabbed6f
M		 2535 if (spec->multiout.dig_out_nid || spec->dig_in_nid) {
2536 codec->num_pcms++;
2537 info++;
2538 info->name = "STAC92xx Digital";
0852d7a6 2539 info->pcm_type = spec->autocfg.dig_out_type[0];
dabbed6f
M		 2540 if (spec->multiout.dig_out_nid) {
2541 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_digital_playback;
2542 info->stream[SNDRV_PCM_STREAM_PLAYBACK].nid = spec->multiout.dig_out_nid;
2543 }
2544 if (spec->dig_in_nid) {
2545 info->stream[SNDRV_PCM_STREAM_CAPTURE] = stac92xx_pcm_digital_capture;
2546 info->stream[SNDRV_PCM_STREAM_CAPTURE].nid = spec->dig_in_nid;
2547 }
2548 }
2549
2f2f4251
M		 2550 return 0;
2551}
2552
403d1944
MP		 2553static void stac92xx_auto_set_pinctl(struct hda_codec *codec, hda_nid_t nid, int pin_type)
2554
2555{
cdd03ced 2556 snd_hda_set_pin_ctl_cache(codec, nid, pin_type);
403d1944
MP		 2557}
2558
7c2ba97b
MR		 2559#define stac92xx_hp_switch_info snd_ctl_boolean_mono_info
2560
2561static int stac92xx_hp_switch_get(struct snd_kcontrol *kcontrol,
2562 struct snd_ctl_elem_value *ucontrol)
2563{
2564 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2565 struct sigmatel_spec *spec = codec->spec;
2566
d7a89436 2567 ucontrol->value.integer.value[0] = !!spec->hp_switch;
7c2ba97b
MR		 2568 return 0;
2569}
2570
62558ce1 2571static void stac_issue_unsol_event(struct hda_codec *codec, hda_nid_t nid);
c6e4c666 2572
7c2ba97b
MR		 2573static int stac92xx_hp_switch_put(struct snd_kcontrol *kcontrol,
2574 struct snd_ctl_elem_value *ucontrol)
2575{
2576 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2577 struct sigmatel_spec *spec = codec->spec;
d7a89436
TI		 2578 int nid = kcontrol->private_value;
2579
2580 spec->hp_switch = ucontrol->value.integer.value[0] ? nid : 0;
7c2ba97b 2581
25985edc 2582 /* check to be sure that the ports are up to date with
7c2ba97b
MR		 2583 * switch changes
2584 */
62558ce1 2585 stac_issue_unsol_event(codec, nid);
7c2ba97b
MR		 2586
2587 return 1;
2588}
2589
7c922de7
NL		 2590static int stac92xx_dc_bias_info(struct snd_kcontrol *kcontrol,
2591 struct snd_ctl_elem_info *uinfo)
2592{
2593 int i;
2b63536f 2594 static const char * const texts[] = {
7c922de7
NL		 2595 "Mic In", "Line In", "Line Out"
2596 };
2597
2598 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2599 struct sigmatel_spec *spec = codec->spec;
2600 hda_nid_t nid = kcontrol->private_value;
2601
2602 if (nid == spec->mic_switch || nid == spec->line_switch)
2603 i = 3;
2604 else
2605 i = 2;
2606
2607 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
2608 uinfo->value.enumerated.items = i;
2609 uinfo->count = 1;
2610 if (uinfo->value.enumerated.item >= i)
2611 uinfo->value.enumerated.item = i-1;
2612 strcpy(uinfo->value.enumerated.name,
2613 texts[uinfo->value.enumerated.item]);
2614
2615 return 0;
2616}
2617
2618static int stac92xx_dc_bias_get(struct snd_kcontrol *kcontrol,
2619 struct snd_ctl_elem_value *ucontrol)
2620{
2621 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2622 hda_nid_t nid = kcontrol->private_value;
2623 unsigned int vref = stac92xx_vref_get(codec, nid);
2624
4740860b 2625 if (vref == snd_hda_get_default_vref(codec, nid))
7c922de7
NL		 2626 ucontrol->value.enumerated.item[0] = 0;
2627 else if (vref == AC_PINCTL_VREF_GRD)
2628 ucontrol->value.enumerated.item[0] = 1;
2629 else if (vref == AC_PINCTL_VREF_HIZ)
2630 ucontrol->value.enumerated.item[0] = 2;
2631
2632 return 0;
2633}
2634
2635static int stac92xx_dc_bias_put(struct snd_kcontrol *kcontrol,
2636 struct snd_ctl_elem_value *ucontrol)
2637{
2638 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2639 unsigned int new_vref = 0;
b8621516 2640 int error;
7c922de7
NL		 2641 hda_nid_t nid = kcontrol->private_value;
2642
2643 if (ucontrol->value.enumerated.item[0] == 0)
4740860b 2644 new_vref = snd_hda_get_default_vref(codec, nid);
7c922de7
NL		 2645 else if (ucontrol->value.enumerated.item[0] == 1)
2646 new_vref = AC_PINCTL_VREF_GRD;
2647 else if (ucontrol->value.enumerated.item[0] == 2)
2648 new_vref = AC_PINCTL_VREF_HIZ;
2649 else
2650 return 0;
2651
2652 if (new_vref != stac92xx_vref_get(codec, nid)) {
2653 error = stac92xx_vref_set(codec, nid, new_vref);
2654 return error;
2655 }
2656
2657 return 0;
2658}
2659
2660static int stac92xx_io_switch_info(struct snd_kcontrol *kcontrol,
2661 struct snd_ctl_elem_info *uinfo)
2662{
2b63536f 2663 char *texts[2];
7c922de7
NL		 2664 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2665 struct sigmatel_spec *spec = codec->spec;
2666
2667 if (kcontrol->private_value == spec->line_switch)
2668 texts[0] = "Line In";
2669 else
2670 texts[0] = "Mic In";
2671 texts[1] = "Line Out";
2672 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
2673 uinfo->value.enumerated.items = 2;
2674 uinfo->count = 1;
2675
2676 if (uinfo->value.enumerated.item >= 2)
2677 uinfo->value.enumerated.item = 1;
2678 strcpy(uinfo->value.enumerated.name,
2679 texts[uinfo->value.enumerated.item]);
2680
2681 return 0;
2682}
403d1944
MP		 2683
2684static int stac92xx_io_switch_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2685{
2686 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2687 struct sigmatel_spec *spec = codec->spec;
7c922de7
NL		 2688 hda_nid_t nid = kcontrol->private_value;
2689 int io_idx = (nid == spec->mic_switch) ? 1 : 0;
403d1944 2690
7c922de7 2691 ucontrol->value.enumerated.item[0] = spec->io_switch[io_idx];
403d1944
MP		 2692 return 0;
2693}
2694
2695static int stac92xx_io_switch_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2696{
2697 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2698 struct sigmatel_spec *spec = codec->spec;
7c922de7
NL		 2699 hda_nid_t nid = kcontrol->private_value;
2700 int io_idx = (nid == spec->mic_switch) ? 1 : 0;
2701 unsigned short val = !!ucontrol->value.enumerated.item[0];
403d1944
MP		 2702
2703 spec->io_switch[io_idx] = val;
2704
2705 if (val)
2706 stac92xx_auto_set_pinctl(codec, nid, AC_PINCTL_OUT_EN);
c960a03b
TI		 2707 else {
2708 unsigned int pinctl = AC_PINCTL_IN_EN;
2709 if (io_idx) /* set VREF for mic */
4740860b 2710 pinctl |= snd_hda_get_default_vref(codec, nid);
c960a03b
TI		 2711 stac92xx_auto_set_pinctl(codec, nid, pinctl);
2712 }
40c1d308
JZ		 2713
2714 /* check the auto-mute again: we need to mute/unmute the speaker
2715 * appropriately according to the pin direction
2716 */
2717 if (spec->hp_detect)
62558ce1 2718 stac_issue_unsol_event(codec, nid);
40c1d308 2719
403d1944
MP		 2720 return 1;
2721}
2722
0fb87bb4
ML		 2723#define stac92xx_clfe_switch_info snd_ctl_boolean_mono_info
2724
2725static int stac92xx_clfe_switch_get(struct snd_kcontrol *kcontrol,
2726 struct snd_ctl_elem_value *ucontrol)
2727{
2728 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2729 struct sigmatel_spec *spec = codec->spec;
2730
2731 ucontrol->value.integer.value[0] = spec->clfe_swap;
2732 return 0;
2733}
2734
2735static int stac92xx_clfe_switch_put(struct snd_kcontrol *kcontrol,
2736 struct snd_ctl_elem_value *ucontrol)
2737{
2738 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2739 struct sigmatel_spec *spec = codec->spec;
2740 hda_nid_t nid = kcontrol->private_value & 0xff;
68ea7b2f 2741 unsigned int val = !!ucontrol->value.integer.value[0];
0fb87bb4 2742
68ea7b2f 2743 if (spec->clfe_swap == val)
0fb87bb4
ML		 2744 return 0;
2745
68ea7b2f 2746 spec->clfe_swap = val;
0fb87bb4
ML		 2747
2748 snd_hda_codec_write_cache(codec, nid, 0, AC_VERB_SET_EAPD_BTLENABLE,
2749 spec->clfe_swap ? 0x4 : 0x0);
2750
2751 return 1;
2752}
2753
7c2ba97b
MR		 2754#define STAC_CODEC_HP_SWITCH(xname) \
2755 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2756 .name = xname, \
2757 .index = 0, \
2758 .info = stac92xx_hp_switch_info, \
2759 .get = stac92xx_hp_switch_get, \
2760 .put = stac92xx_hp_switch_put, \
2761 }
2762
403d1944
MP		 2763#define STAC_CODEC_IO_SWITCH(xname, xpval) \
2764 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2765 .name = xname, \
2766 .index = 0, \
2767 .info = stac92xx_io_switch_info, \
2768 .get = stac92xx_io_switch_get, \
2769 .put = stac92xx_io_switch_put, \
2770 .private_value = xpval, \
2771 }
2772
0fb87bb4
ML		 2773#define STAC_CODEC_CLFE_SWITCH(xname, xpval) \
2774 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2775 .name = xname, \
2776 .index = 0, \
2777 .info = stac92xx_clfe_switch_info, \
2778 .get = stac92xx_clfe_switch_get, \
2779 .put = stac92xx_clfe_switch_put, \
2780 .private_value = xpval, \
2781 }
403d1944 2782
c7d4b2fa
M		 2783enum {
2784 STAC_CTL_WIDGET_VOL,
2785 STAC_CTL_WIDGET_MUTE,
123c07ae 2786 STAC_CTL_WIDGET_MUTE_BEEP,
09a99959 2787 STAC_CTL_WIDGET_MONO_MUX,
7c2ba97b 2788 STAC_CTL_WIDGET_HP_SWITCH,
403d1944 2789 STAC_CTL_WIDGET_IO_SWITCH,
2fc99890
NL		 2790 STAC_CTL_WIDGET_CLFE_SWITCH,
2791 STAC_CTL_WIDGET_DC_BIAS
c7d4b2fa
M		 2792};
2793
2b63536f 2794static const struct snd_kcontrol_new stac92xx_control_templates[] = {
c7d4b2fa
M		 2795 HDA_CODEC_VOLUME(NULL, 0, 0, 0),
2796 HDA_CODEC_MUTE(NULL, 0, 0, 0),
123c07ae 2797 HDA_CODEC_MUTE_BEEP(NULL, 0, 0, 0),
09a99959 2798 STAC_MONO_MUX,
7c2ba97b 2799 STAC_CODEC_HP_SWITCH(NULL),
403d1944 2800 STAC_CODEC_IO_SWITCH(NULL, 0),
0fb87bb4 2801 STAC_CODEC_CLFE_SWITCH(NULL, 0),
2fc99890 2802 DC_BIAS(NULL, 0, 0),
c7d4b2fa
M		 2803};
2804
2805/* add dynamic controls */
e3c75964
TI		 2806static struct snd_kcontrol_new *
2807stac_control_new(struct sigmatel_spec *spec,
2b63536f 2808 const struct snd_kcontrol_new *ktemp,
4d02d1b6 2809 const char *name,
5e26dfd0 2810 unsigned int subdev)
c7d4b2fa 2811{
c8b6bf9b 2812 struct snd_kcontrol_new *knew;
c7d4b2fa 2813
603c4019
TI		 2814 snd_array_init(&spec->kctls, sizeof(*knew), 32);
2815 knew = snd_array_new(&spec->kctls);
2816 if (!knew)
e3c75964 2817 return NULL;
4d4e9bb3 2818 *knew = *ktemp;
82fe0c58 2819 knew->name = kstrdup(name, GFP_KERNEL);
e3c75964
TI		 2820 if (!knew->name) {
2821 /* roolback */
2822 memset(knew, 0, sizeof(*knew));
2823 spec->kctls.alloced--;
2824 return NULL;
2825 }
5e26dfd0 2826 knew->subdevice = subdev;
e3c75964
TI		 2827 return knew;
2828}
2829
62cbde18
TI		 2830static struct snd_kcontrol_new *
2831add_control_temp(struct sigmatel_spec *spec,
2832 const struct snd_kcontrol_new *ktemp,
2833 int idx, const char *name,
2834 unsigned long val)
e3c75964 2835{
4d02d1b6 2836 struct snd_kcontrol_new *knew = stac_control_new(spec, ktemp, name,
5e26dfd0 2837 HDA_SUBDEV_AMP_FLAG);
e3c75964 2838 if (!knew)
62cbde18 2839 return NULL;
e3c75964 2840 knew->index = idx;
c7d4b2fa 2841 knew->private_value = val;
62cbde18
TI		 2842 return knew;
2843}
2844
2845static int stac92xx_add_control_temp(struct sigmatel_spec *spec,
2846 const struct snd_kcontrol_new *ktemp,
2847 int idx, const char *name,
2848 unsigned long val)
2849{
2850 return add_control_temp(spec, ktemp, idx, name, val) ? 0 : -ENOMEM;
c7d4b2fa
M		 2851}
2852
4d4e9bb3
TI		 2853static inline int stac92xx_add_control_idx(struct sigmatel_spec *spec,
2854 int type, int idx, const char *name,
2855 unsigned long val)
2856{
2857 return stac92xx_add_control_temp(spec,
2858 &stac92xx_control_templates[type],
2859 idx, name, val);
2860}
2861
4682eee0
MR		 2862
2863/* add dynamic controls */
4d4e9bb3
TI		 2864static inline int stac92xx_add_control(struct sigmatel_spec *spec, int type,
2865 const char *name, unsigned long val)
4682eee0
MR		 2866{
2867 return stac92xx_add_control_idx(spec, type, 0, name, val);
2868}
2869
2b63536f 2870static const struct snd_kcontrol_new stac_input_src_temp = {
e3c75964
TI		 2871 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2872 .name = "Input Source",
2873 .info = stac92xx_mux_enum_info,
2874 .get = stac92xx_mux_enum_get,
2875 .put = stac92xx_mux_enum_put,
2876};
2877
7c922de7
NL		 2878static inline int stac92xx_add_jack_mode_control(struct hda_codec *codec,
2879 hda_nid_t nid, int idx)
2880{
2881 int def_conf = snd_hda_codec_get_pincfg(codec, nid);
2882 int control = 0;
2883 struct sigmatel_spec *spec = codec->spec;
2884 char name[22];
2885
99ae28be 2886 if (snd_hda_get_input_pin_attr(def_conf) != INPUT_PIN_ATTR_INT) {
8d032a8f
DH		 2887 if (spec->headset_jack && snd_hda_get_input_pin_attr(def_conf)
2888 != INPUT_PIN_ATTR_DOCK)
2889 return 0;
4740860b 2890 if (snd_hda_get_default_vref(codec, nid) == AC_PINCTL_VREF_GRD
7c922de7
NL		 2891 && nid == spec->line_switch)
2892 control = STAC_CTL_WIDGET_IO_SWITCH;
2893 else if (snd_hda_query_pin_caps(codec, nid)
2894 & (AC_PINCAP_VREF_GRD << AC_PINCAP_VREF_SHIFT))
2895 control = STAC_CTL_WIDGET_DC_BIAS;
2896 else if (nid == spec->mic_switch)
2897 control = STAC_CTL_WIDGET_IO_SWITCH;
2898 }
2899
2900 if (control) {
201e06ff
TI		 2901 snd_hda_get_pin_label(codec, nid, &spec->autocfg,
2902 name, sizeof(name), NULL);
7c922de7
NL		 2903 return stac92xx_add_control(codec->spec, control,
2904 strcat(name, " Jack Mode"), nid);
2905 }
2906
2907 return 0;
2908}
2909
e3c75964
TI		 2910static int stac92xx_add_input_source(struct sigmatel_spec *spec)
2911{
2912 struct snd_kcontrol_new *knew;
2913 struct hda_input_mux *imux = &spec->private_imux;
2914
3d21d3f7
TI		 2915 if (spec->auto_mic)
2916 return 0; /* no need for input source */
e3c75964
TI		 2917 if (!spec->num_adcs || imux->num_items <= 1)
2918 return 0; /* no need for input source control */
2919 knew = stac_control_new(spec, &stac_input_src_temp,
4d02d1b6 2920 stac_input_src_temp.name, 0);
e3c75964
TI		 2921 if (!knew)
2922 return -ENOMEM;
2923 knew->count = spec->num_adcs;
2924 return 0;
2925}
2926
c21ca4a8
TI		 2927/* check whether the line-input can be used as line-out */
2928static hda_nid_t check_line_out_switch(struct hda_codec *codec)
403d1944
MP		 2929{
2930 struct sigmatel_spec *spec = codec->spec;
c21ca4a8
TI		 2931 struct auto_pin_cfg *cfg = &spec->autocfg;
2932 hda_nid_t nid;
2933 unsigned int pincap;
eea7dc93 2934 int i;
8e9068b1 2935
c21ca4a8
TI		 2936 if (cfg->line_out_type != AUTO_PIN_LINE_OUT)
2937 return 0;
eea7dc93 2938 for (i = 0; i < cfg->num_inputs; i++) {
86e2959a 2939 if (cfg->inputs[i].type == AUTO_PIN_LINE_IN) {
eea7dc93
TI		 2940 nid = cfg->inputs[i].pin;
2941 pincap = snd_hda_query_pin_caps(codec, nid);
2942 if (pincap & AC_PINCAP_OUT)
2943 return nid;
2944 }
2945 }
c21ca4a8
TI		 2946 return 0;
2947}
403d1944 2948
eea7dc93
TI		 2949static hda_nid_t get_unassigned_dac(struct hda_codec *codec, hda_nid_t nid);
2950
c21ca4a8 2951/* check whether the mic-input can be used as line-out */
eea7dc93 2952static hda_nid_t check_mic_out_switch(struct hda_codec *codec, hda_nid_t *dac)
c21ca4a8
TI		 2953{
2954 struct sigmatel_spec *spec = codec->spec;
2955 struct auto_pin_cfg *cfg = &spec->autocfg;
2956 unsigned int def_conf, pincap;
86e2959a 2957 int i;
c21ca4a8 2958
eea7dc93 2959 *dac = 0;
c21ca4a8
TI		 2960 if (cfg->line_out_type != AUTO_PIN_LINE_OUT)
2961 return 0;
eea7dc93
TI		 2962 for (i = 0; i < cfg->num_inputs; i++) {
2963 hda_nid_t nid = cfg->inputs[i].pin;
86e2959a 2964 if (cfg->inputs[i].type != AUTO_PIN_MIC)
eea7dc93 2965 continue;
330ee995 2966 def_conf = snd_hda_codec_get_pincfg(codec, nid);
c21ca4a8
TI		 2967 /* some laptops have an internal analog microphone
2968 * which can't be used as a output */
99ae28be 2969 if (snd_hda_get_input_pin_attr(def_conf) != INPUT_PIN_ATTR_INT) {
1327a32b 2970 pincap = snd_hda_query_pin_caps(codec, nid);
eea7dc93
TI		 2971 if (pincap & AC_PINCAP_OUT) {
2972 *dac = get_unassigned_dac(codec, nid);
2973 if (*dac)
2974 return nid;
2975 }
403d1944 2976 }
403d1944 2977 }
403d1944
MP		 2978 return 0;
2979}
2980
7b043899
SL		 2981static int is_in_dac_nids(struct sigmatel_spec *spec, hda_nid_t nid)
2982{
2983 int i;
2984
2985 for (i = 0; i < spec->multiout.num_dacs; i++) {
2986 if (spec->multiout.dac_nids[i] == nid)
2987 return 1;
2988 }
2989
2990 return 0;
2991}
2992
c21ca4a8
TI		 2993static int check_all_dac_nids(struct sigmatel_spec *spec, hda_nid_t nid)
2994{
2995 int i;
2996 if (is_in_dac_nids(spec, nid))
2997 return 1;
2998 for (i = 0; i < spec->autocfg.hp_outs; i++)
2999 if (spec->hp_dacs[i] == nid)
3000 return 1;
3001 for (i = 0; i < spec->autocfg.speaker_outs; i++)
3002 if (spec->speaker_dacs[i] == nid)
3003 return 1;
3004 return 0;
3005}
3006
3007static hda_nid_t get_unassigned_dac(struct hda_codec *codec, hda_nid_t nid)
3008{
3009 struct sigmatel_spec *spec = codec->spec;
48718eab 3010 struct auto_pin_cfg *cfg = &spec->autocfg;
c21ca4a8 3011 int j, conn_len;
48718eab 3012 hda_nid_t conn[HDA_MAX_CONNECTIONS], fallback_dac;
c21ca4a8
TI		 3013 unsigned int wcaps, wtype;
3014
3015 conn_len = snd_hda_get_connections(codec, nid, conn,
3016 HDA_MAX_CONNECTIONS);
36706005
CC		 3017 /* 92HD88: trace back up the link of nids to find the DAC */
3018 while (conn_len == 1 && (get_wcaps_type(get_wcaps(codec, conn[0]))
3019 != AC_WID_AUD_OUT)) {
3020 nid = conn[0];
3021 conn_len = snd_hda_get_connections(codec, nid, conn,
3022 HDA_MAX_CONNECTIONS);
3023 }
c21ca4a8 3024 for (j = 0; j < conn_len; j++) {
14bafe32 3025 wcaps = get_wcaps(codec, conn[j]);
a22d543a 3026 wtype = get_wcaps_type(wcaps);
c21ca4a8
TI		 3027 /* we check only analog outputs */
3028 if (wtype != AC_WID_AUD_OUT || (wcaps & AC_WCAP_DIGITAL))
3029 continue;
3030 /* if this route has a free DAC, assign it */
3031 if (!check_all_dac_nids(spec, conn[j])) {
3032 if (conn_len > 1) {
3033 /* select this DAC in the pin's input mux */
3034 snd_hda_codec_write_cache(codec, nid, 0,
3035 AC_VERB_SET_CONNECT_SEL, j);
3036 }
3037 return conn[j];
3038 }
3039 }
48718eab
DH		 3040
3041 /* if all DACs are already assigned, connect to the primary DAC,
3042 unless we're assigning a secondary headphone */
3043 fallback_dac = spec->multiout.dac_nids[0];
3044 if (spec->multiout.hp_nid) {
3045 for (j = 0; j < cfg->hp_outs; j++)
3046 if (cfg->hp_pins[j] == nid) {
3047 fallback_dac = spec->multiout.hp_nid;
3048 break;
3049 }
3050 }
3051
ee58a7ca
TI		 3052 if (conn_len > 1) {
3053 for (j = 0; j < conn_len; j++) {
48718eab 3054 if (conn[j] == fallback_dac) {
ee58a7ca
TI		 3055 snd_hda_codec_write_cache(codec, nid, 0,
3056 AC_VERB_SET_CONNECT_SEL, j);
3057 break;
3058 }
3059 }
3060 }
c21ca4a8
TI		 3061 return 0;
3062}
3063
3064static int add_spec_dacs(struct sigmatel_spec *spec, hda_nid_t nid);
3065static int add_spec_extra_dacs(struct sigmatel_spec *spec, hda_nid_t nid);
3066
3cc08dc6 3067/*
7b043899
SL		 3068 * Fill in the dac_nids table from the parsed pin configuration
3069 * This function only works when every pin in line_out_pins[]
3070 * contains atleast one DAC in its connection list. Some 92xx
3071 * codecs are not connected directly to a DAC, such as the 9200
3072 * and 9202/925x. For those, dac_nids[] must be hard-coded.
3cc08dc6 3073 */
c21ca4a8 3074static int stac92xx_auto_fill_dac_nids(struct hda_codec *codec)
c7d4b2fa
M		 3075{
3076 struct sigmatel_spec *spec = codec->spec;
c21ca4a8
TI		 3077 struct auto_pin_cfg *cfg = &spec->autocfg;
3078 int i;
3079 hda_nid_t nid, dac;
7b043899 3080
c7d4b2fa
M		 3081 for (i = 0; i < cfg->line_outs; i++) {
3082 nid = cfg->line_out_pins[i];
c21ca4a8
TI		 3083 dac = get_unassigned_dac(codec, nid);
3084 if (!dac) {
df802952
TI		 3085 if (spec->multiout.num_dacs > 0) {
3086 /* we have already working output pins,
3087 * so let's drop the broken ones again
3088 */
3089 cfg->line_outs = spec->multiout.num_dacs;
3090 break;
3091 }
7b043899
SL		 3092 /* error out, no available DAC found */
3093 snd_printk(KERN_ERR
3094 "%s: No available DAC for pin 0x%x\n",
3095 __func__, nid);
3096 return -ENODEV;
3097 }
c21ca4a8
TI		 3098 add_spec_dacs(spec, dac);
3099 }
7b043899 3100
139e071b
TI		 3101 for (i = 0; i < cfg->hp_outs; i++) {
3102 nid = cfg->hp_pins[i];
3103 dac = get_unassigned_dac(codec, nid);
3104 if (dac) {
3105 if (!spec->multiout.hp_nid)
3106 spec->multiout.hp_nid = dac;
3107 else
3108 add_spec_extra_dacs(spec, dac);
3109 }
3110 spec->hp_dacs[i] = dac;
3111 }
3112
3113 for (i = 0; i < cfg->speaker_outs; i++) {
3114 nid = cfg->speaker_pins[i];
3115 dac = get_unassigned_dac(codec, nid);
3116 if (dac)
3117 add_spec_extra_dacs(spec, dac);
3118 spec->speaker_dacs[i] = dac;
3119 }
3120
c21ca4a8
TI		 3121 /* add line-in as output */
3122 nid = check_line_out_switch(codec);
3123 if (nid) {
3124 dac = get_unassigned_dac(codec, nid);
3125 if (dac) {
3126 snd_printdd("STAC: Add line-in 0x%x as output %d\n",
3127 nid, cfg->line_outs);
3128 cfg->line_out_pins[cfg->line_outs] = nid;
3129 cfg->line_outs++;
3130 spec->line_switch = nid;
3131 add_spec_dacs(spec, dac);
3132 }
3133 }
3134 /* add mic as output */
eea7dc93
TI		 3135 nid = check_mic_out_switch(codec, &dac);
3136 if (nid && dac) {
3137 snd_printdd("STAC: Add mic-in 0x%x as output %d\n",
3138 nid, cfg->line_outs);
3139 cfg->line_out_pins[cfg->line_outs] = nid;
3140 cfg->line_outs++;
3141 spec->mic_switch = nid;
3142 add_spec_dacs(spec, dac);
c21ca4a8 3143 }
c7d4b2fa 3144
c21ca4a8 3145 snd_printd("stac92xx: dac_nids=%d (0x%x/0x%x/0x%x/0x%x/0x%x)\n",
7b043899
SL		 3146 spec->multiout.num_dacs,
3147 spec->multiout.dac_nids[0],
3148 spec->multiout.dac_nids[1],
3149 spec->multiout.dac_nids[2],
3150 spec->multiout.dac_nids[3],
3151 spec->multiout.dac_nids[4]);
c21ca4a8 3152
c7d4b2fa
M		 3153 return 0;
3154}
3155
eb06ed8f 3156/* create volume control/switch for the given prefx type */
668b9652
TI		 3157static int create_controls_idx(struct hda_codec *codec, const char *pfx,
3158 int idx, hda_nid_t nid, int chs)
eb06ed8f 3159{
7c7767eb 3160 struct sigmatel_spec *spec = codec->spec;
eb06ed8f
TI		 3161 char name[32];
3162 int err;
3163
7c7767eb
TI		 3164 if (!spec->check_volume_offset) {
3165 unsigned int caps, step, nums, db_scale;
3166 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3167 step = (caps & AC_AMPCAP_STEP_SIZE) >>
3168 AC_AMPCAP_STEP_SIZE_SHIFT;
3169 step = (step + 1) * 25; /* in .01dB unit */
3170 nums = (caps & AC_AMPCAP_NUM_STEPS) >>
3171 AC_AMPCAP_NUM_STEPS_SHIFT;
3172 db_scale = nums * step;
3173 /* if dB scale is over -64dB, and finer enough,
3174 * let's reduce it to half
3175 */
3176 if (db_scale > 6400 && nums >= 0x1f)
3177 spec->volume_offset = nums / 2;
3178 spec->check_volume_offset = 1;
3179 }
3180
eb06ed8f 3181 sprintf(name, "%s Playback Volume", pfx);
668b9652 3182 err = stac92xx_add_control_idx(spec, STAC_CTL_WIDGET_VOL, idx, name,
7c7767eb
TI		 3183 HDA_COMPOSE_AMP_VAL_OFS(nid, chs, 0, HDA_OUTPUT,
3184 spec->volume_offset));
eb06ed8f
TI		 3185 if (err < 0)
3186 return err;
3187 sprintf(name, "%s Playback Switch", pfx);
668b9652 3188 err = stac92xx_add_control_idx(spec, STAC_CTL_WIDGET_MUTE, idx, name,
eb06ed8f
TI		 3189 HDA_COMPOSE_AMP_VAL(nid, chs, 0, HDA_OUTPUT));
3190 if (err < 0)
3191 return err;
3192 return 0;
3193}
3194
668b9652
TI		 3195#define create_controls(codec, pfx, nid, chs) \
3196 create_controls_idx(codec, pfx, 0, nid, chs)
3197
ae0afd81
MR		 3198static int add_spec_dacs(struct sigmatel_spec *spec, hda_nid_t nid)
3199{
c21ca4a8 3200 if (spec->multiout.num_dacs > 4) {
ae0afd81
MR		 3201 printk(KERN_WARNING "stac92xx: No space for DAC 0x%x\n", nid);
3202 return 1;
3203 } else {
dda14410
TI		 3204 snd_BUG_ON(spec->multiout.dac_nids != spec->dac_nids);
3205 spec->dac_nids[spec->multiout.num_dacs] = nid;
ae0afd81
MR		 3206 spec->multiout.num_dacs++;
3207 }
3208 return 0;
3209}
3210
c21ca4a8 3211static int add_spec_extra_dacs(struct sigmatel_spec *spec, hda_nid_t nid)
ae0afd81 3212{
c21ca4a8
TI		 3213 int i;
3214 for (i = 0; i < ARRAY_SIZE(spec->multiout.extra_out_nid); i++) {
3215 if (!spec->multiout.extra_out_nid[i]) {
3216 spec->multiout.extra_out_nid[i] = nid;
3217 return 0;
3218 }
3219 }
3220 printk(KERN_WARNING "stac92xx: No space for extra DAC 0x%x\n", nid);
3221 return 1;
ae0afd81
MR		 3222}
3223
dc04d1b4
TI		 3224/* Create output controls
3225 * The mixer elements are named depending on the given type (AUTO_PIN_XXX_OUT)
3226 */
3227static int create_multi_out_ctls(struct hda_codec *codec, int num_outs,
3228 const hda_nid_t *pins,
3229 const hda_nid_t *dac_nids,
3230 int type)
c7d4b2fa 3231{
76624534 3232 struct sigmatel_spec *spec = codec->spec;
ea734963 3233 static const char * const chname[4] = {
19039bd0
TI		 3234 "Front", "Surround", NULL /*CLFE*/, "Side"
3235 };
dc04d1b4 3236 hda_nid_t nid;
91589232
TI		 3237 int i, err;
3238 unsigned int wid_caps;
0fb87bb4 3239
dc04d1b4 3240 for (i = 0; i < num_outs && i < ARRAY_SIZE(chname); i++) {
ffd0e56c 3241 if (type == AUTO_PIN_HP_OUT && !spec->hp_detect) {
e35d9d6a 3242 if (is_jack_detectable(codec, pins[i]))
ffd0e56c
TI		 3243 spec->hp_detect = 1;
3244 }
dc04d1b4
TI		 3245 nid = dac_nids[i];
3246 if (!nid)
3247 continue;
3248 if (type != AUTO_PIN_HP_OUT && i == 2) {
c7d4b2fa 3249 /* Center/LFE */
7c7767eb 3250 err = create_controls(codec, "Center", nid, 1);
eb06ed8f 3251 if (err < 0)
c7d4b2fa 3252 return err;
7c7767eb 3253 err = create_controls(codec, "LFE", nid, 2);
eb06ed8f 3254 if (err < 0)
c7d4b2fa 3255 return err;
0fb87bb4
ML		 3256
3257 wid_caps = get_wcaps(codec, nid);
3258
3259 if (wid_caps & AC_WCAP_LR_SWAP) {
3260 err = stac92xx_add_control(spec,
3261 STAC_CTL_WIDGET_CLFE_SWITCH,
3262 "Swap Center/LFE Playback Switch", nid);
3263
3264 if (err < 0)
3265 return err;
3266 }
3267
c7d4b2fa 3268 } else {
dc04d1b4 3269 const char *name;
668b9652 3270 int idx;
dc04d1b4
TI		 3271 switch (type) {
3272 case AUTO_PIN_HP_OUT:
668b9652
TI		 3273 name = "Headphone";
3274 idx = i;
dc04d1b4
TI		 3275 break;
3276 case AUTO_PIN_SPEAKER_OUT:
f37bc7a8
TI		 3277 if (num_outs <= 2) {
3278 name = i ? "Bass Speaker" : "Speaker";
3279 idx = 0;
298efee7
DH		 3280 break;
3281 }
3282 /* Fall through in case of multi speaker outs */
dc04d1b4
TI		 3283 default:
3284 name = chname[i];
668b9652 3285 idx = 0;
dc04d1b4 3286 break;
76624534 3287 }
668b9652 3288 err = create_controls_idx(codec, name, idx, nid, 3);
eb06ed8f 3289 if (err < 0)
c7d4b2fa
M		 3290 return err;
3291 }
3292 }
dc04d1b4
TI		 3293 return 0;
3294}
3295
62cbde18
TI		 3296static void stac_gpio_set(struct hda_codec *codec, unsigned int mask,
3297 unsigned int dir_mask, unsigned int data);
3298
3299/* hook for controlling mic-mute LED GPIO */
3300static int stac92xx_capture_sw_put_led(struct snd_kcontrol *kcontrol,
3301 struct snd_ctl_elem_value *ucontrol)
3302{
3303 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
3304 struct sigmatel_spec *spec = codec->spec;
3305 int err;
3306 bool mute;
3307
3308 err = snd_hda_mixer_amp_switch_put(kcontrol, ucontrol);
3309 if (err <= 0)
3310 return err;
3311 mute = !(ucontrol->value.integer.value[0] &&
3312 ucontrol->value.integer.value[1]);
3313 if (spec->mic_mute_led_on != mute) {
3314 spec->mic_mute_led_on = mute;
3315 if (mute)
3316 spec->gpio_data |= spec->mic_mute_led_gpio;
3317 else
3318 spec->gpio_data &= ~spec->mic_mute_led_gpio;
3319 stac_gpio_set(codec, spec->gpio_mask,
3320 spec->gpio_dir, spec->gpio_data);
3321 }
3322 return err;
3323}
3324
6479c631
TI		 3325static int stac92xx_add_capvol_ctls(struct hda_codec *codec, unsigned long vol,
3326 unsigned long sw, int idx)
3327{
62cbde18
TI		 3328 struct sigmatel_spec *spec = codec->spec;
3329 struct snd_kcontrol_new *knew;
6479c631 3330 int err;
62cbde18 3331
6479c631 3332 err = stac92xx_add_control_idx(codec->spec, STAC_CTL_WIDGET_VOL, idx,
bf677bd8 3333 "Capture Volume", vol);
6479c631
TI		 3334 if (err < 0)
3335 return err;
62cbde18
TI		 3336
3337 knew = add_control_temp(spec,
3338 &stac92xx_control_templates[STAC_CTL_WIDGET_MUTE],
3339 idx, "Capture Switch", sw);
3340 if (!knew)
3341 return -ENOMEM;
3342 /* add a LED hook for some HP laptops */
3343 if (spec->mic_mute_led_gpio)
3344 knew->put = stac92xx_capture_sw_put_led;
3345
6479c631
TI		 3346 return 0;
3347}
3348
dc04d1b4
TI		 3349/* add playback controls from the parsed DAC table */
3350static int stac92xx_auto_create_multi_out_ctls(struct hda_codec *codec,
3351 const struct auto_pin_cfg *cfg)
3352{
3353 struct sigmatel_spec *spec = codec->spec;
7c922de7 3354 hda_nid_t nid;
dc04d1b4 3355 int err;
7c922de7 3356 int idx;
dc04d1b4
TI		 3357
3358 err = create_multi_out_ctls(codec, cfg->line_outs, cfg->line_out_pins,
3359 spec->multiout.dac_nids,
3360 cfg->line_out_type);
3361 if (err < 0)
3362 return err;
c7d4b2fa 3363
a9cb5c90 3364 if (cfg->hp_outs > 1 && cfg->line_out_type == AUTO_PIN_LINE_OUT) {
7c2ba97b
MR		 3365 err = stac92xx_add_control(spec,
3366 STAC_CTL_WIDGET_HP_SWITCH,
d7a89436
TI		 3367 "Headphone as Line Out Switch",
3368 cfg->hp_pins[cfg->hp_outs - 1]);
7c2ba97b
MR		 3369 if (err < 0)
3370 return err;
3371 }
3372
eea7dc93 3373 for (idx = 0; idx < cfg->num_inputs; idx++) {
86e2959a 3374 if (cfg->inputs[idx].type > AUTO_PIN_LINE_IN)
eea7dc93
TI		 3375 break;
3376 nid = cfg->inputs[idx].pin;
3377 err = stac92xx_add_jack_mode_control(codec, nid, idx);
3378 if (err < 0)
3379 return err;
b5895dc8 3380 }
403d1944 3381
c7d4b2fa
M		 3382 return 0;
3383}
3384
eb06ed8f
TI		 3385/* add playback controls for Speaker and HP outputs */
3386static int stac92xx_auto_create_hp_ctls(struct hda_codec *codec,
3387 struct auto_pin_cfg *cfg)
3388{
3389 struct sigmatel_spec *spec = codec->spec;
dc04d1b4
TI		 3390 int err;
3391
3392 err = create_multi_out_ctls(codec, cfg->hp_outs, cfg->hp_pins,
3393 spec->hp_dacs, AUTO_PIN_HP_OUT);
3394 if (err < 0)
3395 return err;
3396
3397 err = create_multi_out_ctls(codec, cfg->speaker_outs, cfg->speaker_pins,
3398 spec->speaker_dacs, AUTO_PIN_SPEAKER_OUT);
3399 if (err < 0)
3400 return err;
eb06ed8f 3401
c7d4b2fa
M		 3402 return 0;
3403}
3404
b22b4821 3405/* labels for mono mux outputs */
ea734963 3406static const char * const stac92xx_mono_labels[4] = {
d0513fc6 3407 "DAC0", "DAC1", "Mixer", "DAC2"
b22b4821
MR		 3408};
3409
3410/* create mono mux for mono out on capable codecs */
3411static int stac92xx_auto_create_mono_output_ctls(struct hda_codec *codec)
3412{
3413 struct sigmatel_spec *spec = codec->spec;
3414 struct hda_input_mux *mono_mux = &spec->private_mono_mux;
3415 int i, num_cons;
3416 hda_nid_t con_lst[ARRAY_SIZE(stac92xx_mono_labels)];
3417
3418 num_cons = snd_hda_get_connections(codec,
3419 spec->mono_nid,
3420 con_lst,
3421 HDA_MAX_NUM_INPUTS);
16a433d8 3422 if (num_cons <= 0 || num_cons > ARRAY_SIZE(stac92xx_mono_labels))
b22b4821
MR		 3423 return -EINVAL;
3424
10a20af7
TI		 3425 for (i = 0; i < num_cons; i++)
3426 snd_hda_add_imux_item(mono_mux, stac92xx_mono_labels[i], i,
3427 NULL);
09a99959
MR		 3428
3429 return stac92xx_add_control(spec, STAC_CTL_WIDGET_MONO_MUX,
3430 "Mono Mux", spec->mono_nid);
b22b4821
MR		 3431}
3432
1cd2224c
MR		 3433/* create PC beep volume controls */
3434static int stac92xx_auto_create_beep_ctls(struct hda_codec *codec,
3435 hda_nid_t nid)
3436{
3437 struct sigmatel_spec *spec = codec->spec;
3438 u32 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
123c07ae
JK		 3439 int err, type = STAC_CTL_WIDGET_MUTE_BEEP;
3440
3441 if (spec->anabeep_nid == nid)
3442 type = STAC_CTL_WIDGET_MUTE;
1cd2224c
MR		 3443
3444 /* check for mute support for the the amp */
3445 if ((caps & AC_AMPCAP_MUTE) >> AC_AMPCAP_MUTE_SHIFT) {
123c07ae 3446 err = stac92xx_add_control(spec, type,
d355c82a 3447 "Beep Playback Switch",
1cd2224c
MR		 3448 HDA_COMPOSE_AMP_VAL(nid, 1, 0, HDA_OUTPUT));
3449 if (err < 0)
3450 return err;
3451 }
3452
3453 /* check to see if there is volume support for the amp */
3454 if ((caps & AC_AMPCAP_NUM_STEPS) >> AC_AMPCAP_NUM_STEPS_SHIFT) {
3455 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_VOL,
d355c82a 3456 "Beep Playback Volume",
1cd2224c
MR		 3457 HDA_COMPOSE_AMP_VAL(nid, 1, 0, HDA_OUTPUT));
3458 if (err < 0)
3459 return err;
3460 }
3461 return 0;
3462}
3463
4d4e9bb3
TI		 3464#ifdef CONFIG_SND_HDA_INPUT_BEEP
3465#define stac92xx_dig_beep_switch_info snd_ctl_boolean_mono_info
3466
3467static int stac92xx_dig_beep_switch_get(struct snd_kcontrol *kcontrol,
3468 struct snd_ctl_elem_value *ucontrol)
3469{
3470 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
3471 ucontrol->value.integer.value[0] = codec->beep->enabled;
3472 return 0;
3473}
3474
3475static int stac92xx_dig_beep_switch_put(struct snd_kcontrol *kcontrol,
3476 struct snd_ctl_elem_value *ucontrol)
3477{
3478 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
123c07ae 3479 return snd_hda_enable_beep_device(codec, ucontrol->value.integer.value[0]);
4d4e9bb3
TI		 3480}
3481
2b63536f 3482static const struct snd_kcontrol_new stac92xx_dig_beep_ctrl = {
4d4e9bb3
TI		 3483 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
3484 .info = stac92xx_dig_beep_switch_info,
3485 .get = stac92xx_dig_beep_switch_get,
3486 .put = stac92xx_dig_beep_switch_put,
3487};
3488
3489static int stac92xx_beep_switch_ctl(struct hda_codec *codec)
3490{
3491 return stac92xx_add_control_temp(codec->spec, &stac92xx_dig_beep_ctrl,
d355c82a 3492 0, "Beep Playback Switch", 0);
4d4e9bb3
TI		 3493}
3494#endif
3495
4682eee0
MR		 3496static int stac92xx_auto_create_mux_input_ctls(struct hda_codec *codec)
3497{
3498 struct sigmatel_spec *spec = codec->spec;
667067d8 3499 int i, j, err = 0;
4682eee0
MR		 3500
3501 for (i = 0; i < spec->num_muxes; i++) {
667067d8
TI		 3502 hda_nid_t nid;
3503 unsigned int wcaps;
3504 unsigned long val;
3505
4682eee0
MR		 3506 nid = spec->mux_nids[i];
3507 wcaps = get_wcaps(codec, nid);
667067d8
TI		 3508 if (!(wcaps & AC_WCAP_OUT_AMP))
3509 continue;
4682eee0 3510
667067d8
TI		 3511 /* check whether already the same control was created as
3512 * normal Capture Volume.
3513 */
3514 val = HDA_COMPOSE_AMP_VAL(nid, 3, 0, HDA_OUTPUT);
3515 for (j = 0; j < spec->num_caps; j++) {
3516 if (spec->capvols[j] == val)
3517 break;
4682eee0 3518 }
667067d8
TI		 3519 if (j < spec->num_caps)
3520 continue;
3521
3522 err = stac92xx_add_control_idx(spec, STAC_CTL_WIDGET_VOL, i,
3523 "Mux Capture Volume", val);
3524 if (err < 0)
3525 return err;
4682eee0
MR		 3526 }
3527 return 0;
3528};
3529
ea734963 3530static const char * const stac92xx_spdif_labels[3] = {
65973632 3531 "Digital Playback", "Analog Mux 1", "Analog Mux 2",
d9737751
MR		 3532};
3533
3534static int stac92xx_auto_create_spdif_mux_ctls(struct hda_codec *codec)
3535{
3536 struct sigmatel_spec *spec = codec->spec;
3537 struct hda_input_mux *spdif_mux = &spec->private_smux;
ea734963 3538 const char * const *labels = spec->spdif_labels;
d9737751 3539 int i, num_cons;
65973632 3540 hda_nid_t con_lst[HDA_MAX_NUM_INPUTS];
d9737751
MR		 3541
3542 num_cons = snd_hda_get_connections(codec,
3543 spec->smux_nids[0],
3544 con_lst,
3545 HDA_MAX_NUM_INPUTS);
16a433d8 3546 if (num_cons <= 0)
d9737751
MR		 3547 return -EINVAL;
3548
65973632
MR		 3549 if (!labels)
3550 labels = stac92xx_spdif_labels;
3551
10a20af7
TI		 3552 for (i = 0; i < num_cons; i++)
3553 snd_hda_add_imux_item(spdif_mux, labels[i], i, NULL);
d9737751
MR		 3554
3555 return 0;
3556}
3557
8b65727b 3558/* labels for dmic mux inputs */
ea734963 3559static const char * const stac92xx_dmic_labels[5] = {
8b65727b
MP		 3560 "Analog Inputs", "Digital Mic 1", "Digital Mic 2",
3561 "Digital Mic 3", "Digital Mic 4"
3562};
3563
699d8995
VK		 3564static hda_nid_t get_connected_node(struct hda_codec *codec, hda_nid_t mux,
3565 int idx)
3566{
3567 hda_nid_t conn[HDA_MAX_NUM_INPUTS];
3568 int nums;
3569 nums = snd_hda_get_connections(codec, mux, conn, ARRAY_SIZE(conn));
3570 if (idx >= 0 && idx < nums)
3571 return conn[idx];
3572 return 0;
3573}
3574
8d087c76
TI		 3575/* look for NID recursively */
3576#define get_connection_index(codec, mux, nid) \
3577 snd_hda_get_conn_index(codec, mux, nid, 1)
3d21d3f7 3578
667067d8 3579/* create a volume assigned to the given pin (only if supported) */
96f845de 3580/* return 1 if the volume control is created */
667067d8 3581static int create_elem_capture_vol(struct hda_codec *codec, hda_nid_t nid,
eea7dc93 3582 const char *label, int idx, int direction)
667067d8
TI		 3583{
3584 unsigned int caps, nums;
3585 char name[32];
96f845de 3586 int err;
667067d8 3587
96f845de
TI		 3588 if (direction == HDA_OUTPUT)
3589 caps = AC_WCAP_OUT_AMP;
3590 else
3591 caps = AC_WCAP_IN_AMP;
3592 if (!(get_wcaps(codec, nid) & caps))
667067d8 3593 return 0;
96f845de 3594 caps = query_amp_caps(codec, nid, direction);
667067d8
TI		 3595 nums = (caps & AC_AMPCAP_NUM_STEPS) >> AC_AMPCAP_NUM_STEPS_SHIFT;
3596 if (!nums)
3597 return 0;
3598 snprintf(name, sizeof(name), "%s Capture Volume", label);
eea7dc93
TI		 3599 err = stac92xx_add_control_idx(codec->spec, STAC_CTL_WIDGET_VOL, idx, name,
3600 HDA_COMPOSE_AMP_VAL(nid, 3, 0, direction));
96f845de
TI		 3601 if (err < 0)
3602 return err;
3603 return 1;
667067d8
TI		 3604}
3605
8b65727b
MP		 3606/* create playback/capture controls for input pins on dmic capable codecs */
3607static int stac92xx_auto_create_dmic_input_ctls(struct hda_codec *codec,
3608 const struct auto_pin_cfg *cfg)
3609{
3610 struct sigmatel_spec *spec = codec->spec;
5207e10e 3611 struct hda_input_mux *imux = &spec->private_imux;
8b65727b 3612 struct hda_input_mux *dimux = &spec->private_dimux;
263d0328 3613 int err, i;
5207e10e 3614 unsigned int def_conf;
8b65727b 3615
10a20af7 3616 snd_hda_add_imux_item(dimux, stac92xx_dmic_labels[0], 0, NULL);
5207e10e 3617
8b65727b 3618 for (i = 0; i < spec->num_dmics; i++) {
0678accd 3619 hda_nid_t nid;
10a20af7 3620 int index, type_idx;
201e06ff 3621 char label[32];
8b65727b 3622
667067d8
TI		 3623 nid = spec->dmic_nids[i];
3624 if (get_wcaps_type(get_wcaps(codec, nid)) != AC_WID_PIN)
3625 continue;
3626 def_conf = snd_hda_codec_get_pincfg(codec, nid);
8b65727b
MP		 3627 if (get_defcfg_connect(def_conf) == AC_JACK_PORT_NONE)
3628 continue;
3629
3d21d3f7
TI		 3630 index = get_connection_index(codec, spec->dmux_nids[0], nid);
3631 if (index < 0)
3632 continue;
3633
201e06ff
TI		 3634 snd_hda_get_pin_label(codec, nid, &spec->autocfg,
3635 label, sizeof(label), NULL);
10a20af7 3636 snd_hda_add_imux_item(dimux, label, index, &type_idx);
2d7ec12b
TI		 3637 if (snd_hda_get_bool_hint(codec, "separate_dmux") != 1)
3638 snd_hda_add_imux_item(imux, label, index, &type_idx);
5207e10e 3639
10a20af7
TI		 3640 err = create_elem_capture_vol(codec, nid, label, type_idx,
3641 HDA_INPUT);
667067d8
TI		 3642 if (err < 0)
3643 return err;
96f845de
TI		 3644 if (!err) {
3645 err = create_elem_capture_vol(codec, nid, label,
10a20af7 3646 type_idx, HDA_OUTPUT);
96f845de
TI		 3647 if (err < 0)
3648 return err;
699d8995
VK		 3649 if (!err) {
3650 nid = get_connected_node(codec,
3651 spec->dmux_nids[0], index);
3652 if (nid)
3653 err = create_elem_capture_vol(codec,
3654 nid, label,
3655 type_idx, HDA_INPUT);
3656 if (err < 0)
3657 return err;
3658 }
96f845de 3659 }
8b65727b
MP		 3660 }
3661
3662 return 0;
3663}
3664
3d21d3f7 3665static int check_mic_pin(struct hda_codec *codec, hda_nid_t nid,
9907790a 3666 hda_nid_t *fixed, hda_nid_t *ext, hda_nid_t *dock)
3d21d3f7
TI		 3667{
3668 unsigned int cfg;
1f83ac5a 3669 unsigned int type;
3d21d3f7
TI		 3670
3671 if (!nid)
3672 return 0;
3673 cfg = snd_hda_codec_get_pincfg(codec, nid);
1f83ac5a 3674 type = get_defcfg_device(cfg);
99ae28be
TI		 3675 switch (snd_hda_get_input_pin_attr(cfg)) {
3676 case INPUT_PIN_ATTR_INT:
3d21d3f7
TI		 3677 if (*fixed)
3678 return 1; /* already occupied */
1f83ac5a
TI		 3679 if (type != AC_JACK_MIC_IN)
3680 return 1; /* invalid type */
3d21d3f7
TI		 3681 *fixed = nid;
3682 break;
99ae28be
TI		 3683 case INPUT_PIN_ATTR_UNUSED:
3684 break;
3685 case INPUT_PIN_ATTR_DOCK:
3686 if (*dock)
3687 return 1; /* already occupied */
1f83ac5a
TI		 3688 if (type != AC_JACK_MIC_IN && type != AC_JACK_LINE_IN)
3689 return 1; /* invalid type */
99ae28be
TI		 3690 *dock = nid;
3691 break;
3692 default:
3d21d3f7
TI		 3693 if (*ext)
3694 return 1; /* already occupied */
1f83ac5a
TI		 3695 if (type != AC_JACK_MIC_IN)
3696 return 1; /* invalid type */
3d21d3f7
TI		 3697 *ext = nid;
3698 break;
3699 }
3700 return 0;
3701}
3702
3703static int set_mic_route(struct hda_codec *codec,
3704 struct sigmatel_mic_route *mic,
3705 hda_nid_t pin)
3706{
3707 struct sigmatel_spec *spec = codec->spec;
3708 struct auto_pin_cfg *cfg = &spec->autocfg;
3709 int i;
3710
3711 mic->pin = pin;
9907790a
CC		 3712 if (pin == 0)
3713 return 0;
eea7dc93
TI		 3714 for (i = 0; i < cfg->num_inputs; i++) {
3715 if (pin == cfg->inputs[i].pin)
3d21d3f7 3716 break;
eea7dc93 3717 }
86e2959a 3718 if (i < cfg->num_inputs && cfg->inputs[i].type == AUTO_PIN_MIC) {
3d21d3f7 3719 /* analog pin */
3d21d3f7
TI		 3720 i = get_connection_index(codec, spec->mux_nids[0], pin);
3721 if (i < 0)
3722 return -1;
3723 mic->mux_idx = i;
02d33322
TI		 3724 mic->dmux_idx = -1;
3725 if (spec->dmux_nids)
3726 mic->dmux_idx = get_connection_index(codec,
3727 spec->dmux_nids[0],
3728 spec->mux_nids[0]);
da2a2aaa 3729 } else if (spec->dmux_nids) {
3d21d3f7 3730 /* digital pin */
3d21d3f7
TI		 3731 i = get_connection_index(codec, spec->dmux_nids[0], pin);
3732 if (i < 0)
3733 return -1;
3734 mic->dmux_idx = i;
02d33322
TI		 3735 mic->mux_idx = -1;
3736 if (spec->mux_nids)
3737 mic->mux_idx = get_connection_index(codec,
3738 spec->mux_nids[0],
3739 spec->dmux_nids[0]);
3d21d3f7
TI		 3740 }
3741 return 0;
3742}
3743
3744/* return non-zero if the device is for automatic mic switch */
3745static int stac_check_auto_mic(struct hda_codec *codec)
3746{
3747 struct sigmatel_spec *spec = codec->spec;
3748 struct auto_pin_cfg *cfg = &spec->autocfg;
9907790a 3749 hda_nid_t fixed, ext, dock;
3d21d3f7
TI		 3750 int i;
3751
9907790a 3752 fixed = ext = dock = 0;
eea7dc93 3753 for (i = 0; i < cfg->num_inputs; i++)
9907790a
CC		 3754 if (check_mic_pin(codec, cfg->inputs[i].pin,
3755 &fixed, &ext, &dock))
3d21d3f7
TI		 3756 return 0;
3757 for (i = 0; i < spec->num_dmics; i++)
9907790a
CC		 3758 if (check_mic_pin(codec, spec->dmic_nids[i],
3759 &fixed, &ext, &dock))
3d21d3f7 3760 return 0;
80c67852 3761 if (!fixed || (!ext && !dock))
9907790a 3762 return 0; /* no input to switch */
e35d9d6a 3763 if (!is_jack_detectable(codec, ext))
3d21d3f7
TI		 3764 return 0; /* no unsol support */
3765 if (set_mic_route(codec, &spec->ext_mic, ext) ||
9907790a
CC		 3766 set_mic_route(codec, &spec->int_mic, fixed) ||
3767 set_mic_route(codec, &spec->dock_mic, dock))
3d21d3f7
TI		 3768 return 0; /* something is wrong */
3769 return 1;
3770}
3771
c7d4b2fa
M		 3772/* create playback/capture controls for input pins */
3773static int stac92xx_auto_create_analog_input_ctls(struct hda_codec *codec, const struct auto_pin_cfg *cfg)
3774{
3775 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa 3776 struct hda_input_mux *imux = &spec->private_imux;
667067d8 3777 int i, j;
263d0328 3778 const char *label;
c7d4b2fa 3779
eea7dc93
TI		 3780 for (i = 0; i < cfg->num_inputs; i++) {
3781 hda_nid_t nid = cfg->inputs[i].pin;
10a20af7 3782 int index, err, type_idx;
314634bc 3783
314634bc
TI		 3784 index = -1;
3785 for (j = 0; j < spec->num_muxes; j++) {
667067d8
TI		 3786 index = get_connection_index(codec, spec->mux_nids[j],
3787 nid);
3788 if (index >= 0)
3789 break;
c7d4b2fa 3790 }
667067d8
TI		 3791 if (index < 0)
3792 continue;
3793
10a20af7
TI		 3794 label = hda_get_autocfg_input_label(codec, cfg, i);
3795 snd_hda_add_imux_item(imux, label, index, &type_idx);
263d0328 3796
667067d8 3797 err = create_elem_capture_vol(codec, nid,
263d0328 3798 label, type_idx,
96f845de 3799 HDA_INPUT);
667067d8
TI		 3800 if (err < 0)
3801 return err;
c7d4b2fa 3802 }
5207e10e 3803 spec->num_analog_muxes = imux->num_items;
c7d4b2fa 3804
7b043899 3805 if (imux->num_items) {
62fe78e9
SR		 3806 /*
3807 * Set the current input for the muxes.
3808 * The STAC9221 has two input muxes with identical source
3809 * NID lists. Hopefully this won't get confused.
3810 */
3811 for (i = 0; i < spec->num_muxes; i++) {
82beb8fd
TI		 3812 snd_hda_codec_write_cache(codec, spec->mux_nids[i], 0,
3813 AC_VERB_SET_CONNECT_SEL,
3814 imux->items[0].index);
62fe78e9
SR		 3815 }
3816 }
3817
c7d4b2fa
M		 3818 return 0;
3819}
3820
c7d4b2fa
M		 3821static void stac92xx_auto_init_multi_out(struct hda_codec *codec)
3822{
3823 struct sigmatel_spec *spec = codec->spec;
3824 int i;
3825
3826 for (i = 0; i < spec->autocfg.line_outs; i++) {
3827 hda_nid_t nid = spec->autocfg.line_out_pins[i];
3828 stac92xx_auto_set_pinctl(codec, nid, AC_PINCTL_OUT_EN);
3829 }
3830}
3831
3832static void stac92xx_auto_init_hp_out(struct hda_codec *codec)
3833{
3834 struct sigmatel_spec *spec = codec->spec;
eb06ed8f 3835 int i;
c7d4b2fa 3836
eb06ed8f
TI		 3837 for (i = 0; i < spec->autocfg.hp_outs; i++) {
3838 hda_nid_t pin;
3839 pin = spec->autocfg.hp_pins[i];
3840 if (pin) /* connect to front */
3841 stac92xx_auto_set_pinctl(codec, pin, AC_PINCTL_OUT_EN | AC_PINCTL_HP_EN);
3842 }
3843 for (i = 0; i < spec->autocfg.speaker_outs; i++) {
3844 hda_nid_t pin;
3845 pin = spec->autocfg.speaker_pins[i];
3846 if (pin) /* connect to front */
3847 stac92xx_auto_set_pinctl(codec, pin, AC_PINCTL_OUT_EN);
3848 }
c7d4b2fa
M		 3849}
3850
8af3aeb4
TI		 3851static int is_dual_headphones(struct hda_codec *codec)
3852{
3853 struct sigmatel_spec *spec = codec->spec;
3854 int i, valid_hps;
3855
3856 if (spec->autocfg.line_out_type != AUTO_PIN_SPEAKER_OUT ||
3857 spec->autocfg.hp_outs <= 1)
3858 return 0;
3859 valid_hps = 0;
3860 for (i = 0; i < spec->autocfg.hp_outs; i++) {
3861 hda_nid_t nid = spec->autocfg.hp_pins[i];
3862 unsigned int cfg = snd_hda_codec_get_pincfg(codec, nid);
3863 if (get_defcfg_location(cfg) & AC_JACK_LOC_SEPARATE)
3864 continue;
3865 valid_hps++;
3866 }
3867 return (valid_hps > 1);
3868}
3869
3870
9009b0e4 3871static int stac92xx_parse_auto_config(struct hda_codec *codec)
c7d4b2fa
M		 3872{
3873 struct sigmatel_spec *spec = codec->spec;
9009b0e4 3874 hda_nid_t dig_out = 0, dig_in = 0;
dc04d1b4 3875 int hp_swap = 0;
6479c631 3876 int i, err;
c7d4b2fa 3877
8b65727b
MP		 3878 if ((err = snd_hda_parse_pin_def_config(codec,
3879 &spec->autocfg,
3880 spec->dmic_nids)) < 0)
c7d4b2fa 3881 return err;
82bc955f 3882 if (! spec->autocfg.line_outs)
869264c4 3883 return 0; /* can't find valid pin config */
19039bd0 3884
bcecd9bd
JZ		 3885 /* If we have no real line-out pin and multiple hp-outs, HPs should
3886 * be set up as multi-channel outputs.
3887 */
8af3aeb4 3888 if (is_dual_headphones(codec)) {
bcecd9bd
JZ		 3889 /* Copy hp_outs to line_outs, backup line_outs in
3890 * speaker_outs so that the following routines can handle
3891 * HP pins as primary outputs.
3892 */
c21ca4a8 3893 snd_printdd("stac92xx: Enabling multi-HPs workaround\n");
bcecd9bd
JZ		 3894 memcpy(spec->autocfg.speaker_pins, spec->autocfg.line_out_pins,
3895 sizeof(spec->autocfg.line_out_pins));
3896 spec->autocfg.speaker_outs = spec->autocfg.line_outs;
3897 memcpy(spec->autocfg.line_out_pins, spec->autocfg.hp_pins,
3898 sizeof(spec->autocfg.hp_pins));
3899 spec->autocfg.line_outs = spec->autocfg.hp_outs;
c21ca4a8
TI		 3900 spec->autocfg.line_out_type = AUTO_PIN_HP_OUT;
3901 spec->autocfg.hp_outs = 0;
dc04d1b4 3902 hp_swap = 1;
bcecd9bd 3903 }
09a99959 3904 if (spec->autocfg.mono_out_pin) {
d0513fc6
MR		 3905 int dir = get_wcaps(codec, spec->autocfg.mono_out_pin) &
3906 (AC_WCAP_OUT_AMP | AC_WCAP_IN_AMP);
09a99959
MR		 3907 u32 caps = query_amp_caps(codec,
3908 spec->autocfg.mono_out_pin, dir);
3909 hda_nid_t conn_list[1];
3910
3911 /* get the mixer node and then the mono mux if it exists */
3912 if (snd_hda_get_connections(codec,
3913 spec->autocfg.mono_out_pin, conn_list, 1) &&
3914 snd_hda_get_connections(codec, conn_list[0],
16a433d8 3915 conn_list, 1) > 0) {
09a99959
MR		 3916
3917 int wcaps = get_wcaps(codec, conn_list[0]);
a22d543a 3918 int wid_type = get_wcaps_type(wcaps);
09a99959
MR		 3919 /* LR swap check, some stac925x have a mux that
3920 * changes the DACs output path instead of the
3921 * mono-mux path.
3922 */
3923 if (wid_type == AC_WID_AUD_SEL &&
3924 !(wcaps & AC_WCAP_LR_SWAP))
3925 spec->mono_nid = conn_list[0];
3926 }
d0513fc6
MR		 3927 if (dir) {
3928 hda_nid_t nid = spec->autocfg.mono_out_pin;
3929
3930 /* most mono outs have a least a mute/unmute switch */
3931 dir = (dir & AC_WCAP_OUT_AMP) ? HDA_OUTPUT : HDA_INPUT;
3932 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_MUTE,
3933 "Mono Playback Switch",
3934 HDA_COMPOSE_AMP_VAL(nid, 1, 0, dir));
09a99959
MR		 3935 if (err < 0)
3936 return err;
d0513fc6
MR		 3937 /* check for volume support for the amp */
3938 if ((caps & AC_AMPCAP_NUM_STEPS)
3939 >> AC_AMPCAP_NUM_STEPS_SHIFT) {
3940 err = stac92xx_add_control(spec,
3941 STAC_CTL_WIDGET_VOL,
3942 "Mono Playback Volume",
3943 HDA_COMPOSE_AMP_VAL(nid, 1, 0, dir));
3944 if (err < 0)
3945 return err;
3946 }
09a99959
MR		 3947 }
3948
3949 stac92xx_auto_set_pinctl(codec, spec->autocfg.mono_out_pin,
3950 AC_PINCTL_OUT_EN);
3951 }
bcecd9bd 3952
c21ca4a8
TI		 3953 if (!spec->multiout.num_dacs) {
3954 err = stac92xx_auto_fill_dac_nids(codec);
3955 if (err < 0)
19039bd0 3956 return err;
c9280d68
TI		 3957 err = stac92xx_auto_create_multi_out_ctls(codec,
3958 &spec->autocfg);
3959 if (err < 0)
3960 return err;
c21ca4a8 3961 }
c7d4b2fa 3962
1cd2224c
MR		 3963 /* setup analog beep controls */
3964 if (spec->anabeep_nid > 0) {
3965 err = stac92xx_auto_create_beep_ctls(codec,
3966 spec->anabeep_nid);
3967 if (err < 0)
3968 return err;
3969 }
3970
3971 /* setup digital beep controls and input device */
3972#ifdef CONFIG_SND_HDA_INPUT_BEEP
3973 if (spec->digbeep_nid > 0) {
3974 hda_nid_t nid = spec->digbeep_nid;
4d4e9bb3 3975 unsigned int caps;
1cd2224c
MR		 3976
3977 err = stac92xx_auto_create_beep_ctls(codec, nid);
3978 if (err < 0)
3979 return err;
3980 err = snd_hda_attach_beep_device(codec, nid);
3981 if (err < 0)
3982 return err;
d8d881dd
TI		 3983 if (codec->beep) {
3984 /* IDT/STAC codecs have linear beep tone parameter */
1b0e372d 3985 codec->beep->linear_tone = spec->linear_tone_beep;
d8d881dd
TI		 3986 /* if no beep switch is available, make its own one */
3987 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3988 if (!(caps & AC_AMPCAP_MUTE)) {
3989 err = stac92xx_beep_switch_ctl(codec);
3990 if (err < 0)
3991 return err;
3992 }
4d4e9bb3 3993 }
1cd2224c
MR		 3994 }
3995#endif
3996
0fb87bb4 3997 err = stac92xx_auto_create_hp_ctls(codec, &spec->autocfg);
0fb87bb4
ML		 3998 if (err < 0)
3999 return err;
4000
dc04d1b4
TI		 4001 /* All output parsing done, now restore the swapped hp pins */
4002 if (hp_swap) {
4003 memcpy(spec->autocfg.hp_pins, spec->autocfg.line_out_pins,
4004 sizeof(spec->autocfg.hp_pins));
4005 spec->autocfg.hp_outs = spec->autocfg.line_outs;
4006 spec->autocfg.line_out_type = AUTO_PIN_HP_OUT;
4007 spec->autocfg.line_outs = 0;
4008 }
0fb87bb4 4009
3d21d3f7
TI		 4010 if (stac_check_auto_mic(codec)) {
4011 spec->auto_mic = 1;
4012 /* only one capture for auto-mic */
4013 spec->num_adcs = 1;
4014 spec->num_caps = 1;
4015 spec->num_muxes = 1;
4016 }
4017
6479c631
TI		 4018 for (i = 0; i < spec->num_caps; i++) {
4019 err = stac92xx_add_capvol_ctls(codec, spec->capvols[i],
4020 spec->capsws[i], i);
4021 if (err < 0)
4022 return err;
4023 }
4024
dc04d1b4 4025 err = stac92xx_auto_create_analog_input_ctls(codec, &spec->autocfg);
0fb87bb4 4026 if (err < 0)
c7d4b2fa
M		 4027 return err;
4028
b22b4821
MR		 4029 if (spec->mono_nid > 0) {
4030 err = stac92xx_auto_create_mono_output_ctls(codec);
4031 if (err < 0)
4032 return err;
4033 }
2a9c7816 4034 if (spec->num_dmics > 0 && !spec->dinput_mux)
8b65727b
MP		 4035 if ((err = stac92xx_auto_create_dmic_input_ctls(codec,
4036 &spec->autocfg)) < 0)
4037 return err;
4682eee0
MR		 4038 if (spec->num_muxes > 0) {
4039 err = stac92xx_auto_create_mux_input_ctls(codec);
4040 if (err < 0)
4041 return err;
4042 }
d9737751
MR		 4043 if (spec->num_smuxes > 0) {
4044 err = stac92xx_auto_create_spdif_mux_ctls(codec);
4045 if (err < 0)
4046 return err;
4047 }
8b65727b 4048
e3c75964
TI		 4049 err = stac92xx_add_input_source(spec);
4050 if (err < 0)
4051 return err;
4052
c7d4b2fa 4053 spec->multiout.max_channels = spec->multiout.num_dacs * 2;
403d1944 4054 if (spec->multiout.max_channels > 2)
c7d4b2fa 4055 spec->surr_switch = 1;
c7d4b2fa 4056
9009b0e4
CC		 4057 /* find digital out and in converters */
4058 for (i = codec->start_nid; i < codec->start_nid + codec->num_nodes; i++) {
4059 unsigned int wid_caps = get_wcaps(codec, i);
4060 if (wid_caps & AC_WCAP_DIGITAL) {
4061 switch (get_wcaps_type(wid_caps)) {
4062 case AC_WID_AUD_OUT:
4063 if (!dig_out)
4064 dig_out = i;
4065 break;
4066 case AC_WID_AUD_IN:
4067 if (!dig_in)
4068 dig_in = i;
4069 break;
4070 }
4071 }
4072 }
0852d7a6 4073 if (spec->autocfg.dig_outs)
3cc08dc6 4074 spec->multiout.dig_out_nid = dig_out;
d0513fc6 4075 if (dig_in && spec->autocfg.dig_in_pin)
3cc08dc6 4076 spec->dig_in_nid = dig_in;
c7d4b2fa 4077
603c4019
TI		 4078 if (spec->kctls.list)
4079 spec->mixers[spec->num_mixers++] = spec->kctls.list;
c7d4b2fa
M		 4080
4081 spec->input_mux = &spec->private_imux;
f8ccbf65
MR		 4082 if (!spec->dinput_mux)
4083 spec->dinput_mux = &spec->private_dimux;
d9737751 4084 spec->sinput_mux = &spec->private_smux;
b22b4821 4085 spec->mono_mux = &spec->private_mono_mux;
c7d4b2fa
M		 4086 return 1;
4087}
4088
82bc955f
TI		 4089/* add playback controls for HP output */
4090static int stac9200_auto_create_hp_ctls(struct hda_codec *codec,
4091 struct auto_pin_cfg *cfg)
4092{
4093 struct sigmatel_spec *spec = codec->spec;
eb06ed8f 4094 hda_nid_t pin = cfg->hp_pins[0];
82bc955f
TI		 4095
4096 if (! pin)
4097 return 0;
4098
e35d9d6a 4099 if (is_jack_detectable(codec, pin))
82bc955f 4100 spec->hp_detect = 1;
82bc955f
TI		 4101
4102 return 0;
4103}
4104
160ea0dc
RF		 4105/* add playback controls for LFE output */
4106static int stac9200_auto_create_lfe_ctls(struct hda_codec *codec,
4107 struct auto_pin_cfg *cfg)
4108{
4109 struct sigmatel_spec *spec = codec->spec;
4110 int err;
4111 hda_nid_t lfe_pin = 0x0;
4112 int i;
4113
4114 /*
4115 * search speaker outs and line outs for a mono speaker pin
4116 * with an amp. If one is found, add LFE controls
4117 * for it.
4118 */
4119 for (i = 0; i < spec->autocfg.speaker_outs && lfe_pin == 0x0; i++) {
4120 hda_nid_t pin = spec->autocfg.speaker_pins[i];
64ed0dfd 4121 unsigned int wcaps = get_wcaps(codec, pin);
160ea0dc
RF		 4122 wcaps &= (AC_WCAP_STEREO | AC_WCAP_OUT_AMP);
4123 if (wcaps == AC_WCAP_OUT_AMP)
4124 /* found a mono speaker with an amp, must be lfe */
4125 lfe_pin = pin;
4126 }
4127
4128 /* if speaker_outs is 0, then speakers may be in line_outs */
4129 if (lfe_pin == 0 && spec->autocfg.speaker_outs == 0) {
4130 for (i = 0; i < spec->autocfg.line_outs && lfe_pin == 0x0; i++) {
4131 hda_nid_t pin = spec->autocfg.line_out_pins[i];
64ed0dfd 4132 unsigned int defcfg;
330ee995 4133 defcfg = snd_hda_codec_get_pincfg(codec, pin);
8b551785 4134 if (get_defcfg_device(defcfg) == AC_JACK_SPEAKER) {
64ed0dfd 4135 unsigned int wcaps = get_wcaps(codec, pin);
160ea0dc
RF		 4136 wcaps &= (AC_WCAP_STEREO | AC_WCAP_OUT_AMP);
4137 if (wcaps == AC_WCAP_OUT_AMP)
4138 /* found a mono speaker with an amp,
4139 must be lfe */
4140 lfe_pin = pin;
4141 }
4142 }
4143 }
4144
4145 if (lfe_pin) {
7c7767eb 4146 err = create_controls(codec, "LFE", lfe_pin, 1);
160ea0dc
RF		 4147 if (err < 0)
4148 return err;
4149 }
4150
4151 return 0;
4152}
4153
c7d4b2fa
M		 4154static int stac9200_parse_auto_config(struct hda_codec *codec)
4155{
4156 struct sigmatel_spec *spec = codec->spec;
4157 int err;
4158
df694daa 4159 if ((err = snd_hda_parse_pin_def_config(codec, &spec->autocfg, NULL)) < 0)
c7d4b2fa
M		 4160 return err;
4161
4162 if ((err = stac92xx_auto_create_analog_input_ctls(codec, &spec->autocfg)) < 0)
4163 return err;
4164
82bc955f
TI		 4165 if ((err = stac9200_auto_create_hp_ctls(codec, &spec->autocfg)) < 0)
4166 return err;
4167
160ea0dc
RF		 4168 if ((err = stac9200_auto_create_lfe_ctls(codec, &spec->autocfg)) < 0)
4169 return err;
4170
355a0ec4
TI		 4171 if (spec->num_muxes > 0) {
4172 err = stac92xx_auto_create_mux_input_ctls(codec);
4173 if (err < 0)
4174 return err;
4175 }
4176
e3c75964
TI		 4177 err = stac92xx_add_input_source(spec);
4178 if (err < 0)
4179 return err;
4180
0852d7a6 4181 if (spec->autocfg.dig_outs)
c7d4b2fa 4182 spec->multiout.dig_out_nid = 0x05;
82bc955f 4183 if (spec->autocfg.dig_in_pin)
c7d4b2fa 4184 spec->dig_in_nid = 0x04;
c7d4b2fa 4185
603c4019
TI		 4186 if (spec->kctls.list)
4187 spec->mixers[spec->num_mixers++] = spec->kctls.list;
c7d4b2fa
M		 4188
4189 spec->input_mux = &spec->private_imux;
8b65727b 4190 spec->dinput_mux = &spec->private_dimux;
c7d4b2fa
M		 4191
4192 return 1;
4193}
4194
62fe78e9
SR		 4195/*
4196 * Early 2006 Intel Macintoshes with STAC9220X5 codecs seem to have a
4197 * funky external mute control using GPIO pins.
4198 */
4199
76e1ddfb 4200static void stac_gpio_set(struct hda_codec *codec, unsigned int mask,
4fe5195c 4201 unsigned int dir_mask, unsigned int data)
62fe78e9
SR		 4202{
4203 unsigned int gpiostate, gpiomask, gpiodir;
4204
45eebda7
VK		 4205 snd_printdd("%s msk %x dir %x gpio %x\n", __func__, mask, dir_mask, data);
4206
62fe78e9
SR		 4207 gpiostate = snd_hda_codec_read(codec, codec->afg, 0,
4208 AC_VERB_GET_GPIO_DATA, 0);
4fe5195c 4209 gpiostate = (gpiostate & ~dir_mask) | (data & dir_mask);
62fe78e9
SR		 4210
4211 gpiomask = snd_hda_codec_read(codec, codec->afg, 0,
4212 AC_VERB_GET_GPIO_MASK, 0);
76e1ddfb 4213 gpiomask |= mask;
62fe78e9
SR		 4214
4215 gpiodir = snd_hda_codec_read(codec, codec->afg, 0,
4216 AC_VERB_GET_GPIO_DIRECTION, 0);
4fe5195c 4217 gpiodir |= dir_mask;
62fe78e9 4218
76e1ddfb 4219 /* Configure GPIOx as CMOS */
62fe78e9
SR		 4220 snd_hda_codec_write(codec, codec->afg, 0, 0x7e7, 0);
4221
4222 snd_hda_codec_write(codec, codec->afg, 0,
4223 AC_VERB_SET_GPIO_MASK, gpiomask);
76e1ddfb
TI		 4224 snd_hda_codec_read(codec, codec->afg, 0,
4225 AC_VERB_SET_GPIO_DIRECTION, gpiodir); /* sync */
62fe78e9
SR		 4226
4227 msleep(1);
4228
76e1ddfb
TI		 4229 snd_hda_codec_read(codec, codec->afg, 0,
4230 AC_VERB_SET_GPIO_DATA, gpiostate); /* sync */
62fe78e9
SR		 4231}
4232
3a93897e 4233static int stac_add_event(struct hda_codec *codec, hda_nid_t nid,
c6e4c666 4234 unsigned char type, int data)
74aeaabc 4235{
3a93897e 4236 struct hda_jack_tbl *event;
74aeaabc 4237
3a93897e 4238 event = snd_hda_jack_tbl_new(codec, nid);
74aeaabc
MR		 4239 if (!event)
4240 return -ENOMEM;
3a93897e
TI		 4241 event->action = type;
4242 event->private_data = data;
c6e4c666 4243
3a93897e 4244 return 0;
c6e4c666
TI		 4245}
4246
29adc4b9
DH		 4247static void handle_unsol_event(struct hda_codec *codec,
4248 struct hda_jack_tbl *event);
4249
62558ce1
TI		 4250/* check if given nid is a valid pin and no other events are assigned
4251 * to it. If OK, assign the event, set the unsol flag, and returns 1.
4252 * Otherwise, returns zero.
4253 */
4254static int enable_pin_detect(struct hda_codec *codec, hda_nid_t nid,
4255 unsigned int type)
c6e4c666 4256{
3a93897e 4257 struct hda_jack_tbl *event;
c6e4c666 4258
e35d9d6a 4259 if (!is_jack_detectable(codec, nid))
62558ce1 4260 return 0;
3a93897e
TI		 4261 event = snd_hda_jack_tbl_new(codec, nid);
4262 if (!event)
4263 return -ENOMEM;
4264 if (event->action && event->action != type)
4265 return 0;
4266 event->action = type;
29adc4b9 4267 event->callback = handle_unsol_event;
3a93897e 4268 snd_hda_jack_detect_enable(codec, nid, 0);
62558ce1 4269 return 1;
314634bc
TI		 4270}
4271
b4ead019 4272static int is_nid_out_jack_pin(struct auto_pin_cfg *cfg, hda_nid_t nid)
a64135a2
MR		 4273{
4274 int i;
4275 for (i = 0; i < cfg->hp_outs; i++)
4276 if (cfg->hp_pins[i] == nid)
4277 return 1; /* nid is a HP-Out */
b4ead019
TI		 4278 for (i = 0; i < cfg->line_outs; i++)
4279 if (cfg->line_out_pins[i] == nid)
4280 return 1; /* nid is a line-Out */
a64135a2
MR		 4281 return 0; /* nid is not a HP-Out */
4282};
4283
b76c850f
MR		 4284static void stac92xx_power_down(struct hda_codec *codec)
4285{
4286 struct sigmatel_spec *spec = codec->spec;
4287
4288 /* power down inactive DACs */
2b63536f 4289 const hda_nid_t *dac;
b76c850f 4290 for (dac = spec->dac_list; *dac; dac++)
c21ca4a8 4291 if (!check_all_dac_nids(spec, *dac))
8c2f767b 4292 snd_hda_codec_write(codec, *dac, 0,
b76c850f
MR		 4293 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
4294}
4295
f73d3585
TI		 4296static void stac_toggle_power_map(struct hda_codec *codec, hda_nid_t nid,
4297 int enable);
4298
014c41fc
TI		 4299static inline int get_int_hint(struct hda_codec *codec, const char *key,
4300 int *valp)
4301{
4302 const char *p;
4303 p = snd_hda_get_hint(codec, key);
4304 if (p) {
4305 unsigned long val;
4306 if (!strict_strtoul(p, 0, &val)) {
4307 *valp = val;
4308 return 1;
4309 }
4310 }
4311 return 0;
4312}
4313
6565e4fa
TI		 4314/* override some hints from the hwdep entry */
4315static void stac_store_hints(struct hda_codec *codec)
4316{
4317 struct sigmatel_spec *spec = codec->spec;
6565e4fa
TI		 4318 int val;
4319
4320 val = snd_hda_get_bool_hint(codec, "hp_detect");
4321 if (val >= 0)
4322 spec->hp_detect = val;
014c41fc 4323 if (get_int_hint(codec, "gpio_mask", &spec->gpio_mask)) {
6565e4fa
TI		 4324 spec->eapd_mask = spec->gpio_dir = spec->gpio_data =
4325 spec->gpio_mask;
4326 }
014c41fc
TI		 4327 if (get_int_hint(codec, "gpio_dir", &spec->gpio_dir))
4328 spec->gpio_mask &= spec->gpio_mask;
4329 if (get_int_hint(codec, "gpio_data", &spec->gpio_data))
4330 spec->gpio_dir &= spec->gpio_mask;
4331 if (get_int_hint(codec, "eapd_mask", &spec->eapd_mask))
4332 spec->eapd_mask &= spec->gpio_mask;
4333 if (get_int_hint(codec, "gpio_mute", &spec->gpio_mute))
4334 spec->gpio_mute &= spec->gpio_mask;
6565e4fa
TI		 4335 val = snd_hda_get_bool_hint(codec, "eapd_switch");
4336 if (val >= 0)
4337 spec->eapd_switch = val;
4338}
4339
f2cbba76
TI		 4340static void stac_issue_unsol_events(struct hda_codec *codec, int num_pins,
4341 const hda_nid_t *pins)
4342{
4343 while (num_pins--)
4344 stac_issue_unsol_event(codec, *pins++);
4345}
4346
4347/* fake event to set up pins */
4348static void stac_fake_hp_events(struct hda_codec *codec)
4349{
4350 struct sigmatel_spec *spec = codec->spec;
4351
4352 if (spec->autocfg.hp_outs)
4353 stac_issue_unsol_events(codec, spec->autocfg.hp_outs,
4354 spec->autocfg.hp_pins);
4355 if (spec->autocfg.line_outs &&
4356 spec->autocfg.line_out_pins[0] != spec->autocfg.hp_pins[0])
4357 stac_issue_unsol_events(codec, spec->autocfg.line_outs,
4358 spec->autocfg.line_out_pins);
4359}
4360
c7d4b2fa
M		 4361static int stac92xx_init(struct hda_codec *codec)
4362{
4363 struct sigmatel_spec *spec = codec->spec;
82bc955f 4364 struct auto_pin_cfg *cfg = &spec->autocfg;
f73d3585 4365 unsigned int gpio;
e4973e1e 4366 int i;
c7d4b2fa 4367
5e68fb3c
DH		 4368 if (spec->init)
4369 snd_hda_sequence_write(codec, spec->init);
c7d4b2fa 4370
8daaaa97
MR		 4371 /* power down adcs initially */
4372 if (spec->powerdown_adcs)
4373 for (i = 0; i < spec->num_adcs; i++)
8c2f767b 4374 snd_hda_codec_write(codec,
8daaaa97
MR		 4375 spec->adc_nids[i], 0,
4376 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
f73d3585 4377
6565e4fa
TI		 4378 /* override some hints */
4379 stac_store_hints(codec);
4380
f73d3585
TI		 4381 /* set up GPIO */
4382 gpio = spec->gpio_data;
4383 /* turn on EAPD statically when spec->eapd_switch isn't set.
4384 * otherwise, unsol event will turn it on/off dynamically
4385 */
4386 if (!spec->eapd_switch)
4387 gpio |= spec->eapd_mask;
4388 stac_gpio_set(codec, spec->gpio_mask, spec->gpio_dir, gpio);
4389
82bc955f
TI		 4390 /* set up pins */
4391 if (spec->hp_detect) {
505cb341 4392 /* Enable unsolicited responses on the HP widget */
74aeaabc 4393 for (i = 0; i < cfg->hp_outs; i++) {
74aeaabc 4394 hda_nid_t nid = cfg->hp_pins[i];
c6e4c666 4395 enable_pin_detect(codec, nid, STAC_HP_EVENT);
74aeaabc 4396 }
1c4bdf9b
TI		 4397 if (cfg->line_out_type == AUTO_PIN_LINE_OUT &&
4398 cfg->speaker_outs > 0) {
fefd67f3 4399 /* enable pin-detect for line-outs as well */
15cfa2b3
TI		 4400 for (i = 0; i < cfg->line_outs; i++) {
4401 hda_nid_t nid = cfg->line_out_pins[i];
fefd67f3
TI		 4402 enable_pin_detect(codec, nid, STAC_LO_EVENT);
4403 }
4404 }
4405
0a07acaf
TI		 4406 /* force to enable the first line-out; the others are set up
4407 * in unsol_event
4408 */
4409 stac92xx_auto_set_pinctl(codec, spec->autocfg.line_out_pins[0],
74aeaabc 4410 AC_PINCTL_OUT_EN);
82bc955f 4411 /* fake event to set up pins */
f2cbba76 4412 stac_fake_hp_events(codec);
82bc955f
TI		 4413 } else {
4414 stac92xx_auto_init_multi_out(codec);
4415 stac92xx_auto_init_hp_out(codec);
12dde4c6
TI		 4416 for (i = 0; i < cfg->hp_outs; i++)
4417 stac_toggle_power_map(codec, cfg->hp_pins[i], 1);
82bc955f 4418 }
3d21d3f7 4419 if (spec->auto_mic) {
15b4f296 4420 /* initialize connection to analog input */
da2a2aaa
TI		 4421 if (spec->dmux_nids)
4422 snd_hda_codec_write_cache(codec, spec->dmux_nids[0], 0,
15b4f296 4423 AC_VERB_SET_CONNECT_SEL, 0);
3d21d3f7
TI		 4424 if (enable_pin_detect(codec, spec->ext_mic.pin, STAC_MIC_EVENT))
4425 stac_issue_unsol_event(codec, spec->ext_mic.pin);
9907790a
CC		 4426 if (enable_pin_detect(codec, spec->dock_mic.pin,
4427 STAC_MIC_EVENT))
4428 stac_issue_unsol_event(codec, spec->dock_mic.pin);
3d21d3f7 4429 }
eea7dc93
TI		 4430 for (i = 0; i < cfg->num_inputs; i++) {
4431 hda_nid_t nid = cfg->inputs[i].pin;
4432 int type = cfg->inputs[i].type;
4433 unsigned int pinctl, conf;
86e2959a 4434 if (type == AUTO_PIN_MIC) {
eea7dc93 4435 /* for mic pins, force to initialize */
4740860b 4436 pinctl = snd_hda_get_default_vref(codec, nid);
eea7dc93
TI		 4437 pinctl |= AC_PINCTL_IN_EN;
4438 stac92xx_auto_set_pinctl(codec, nid, pinctl);
4439 } else {
4440 pinctl = snd_hda_codec_read(codec, nid, 0,
4441 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4442 /* if PINCTL already set then skip */
4443 /* Also, if both INPUT and OUTPUT are set,
4444 * it must be a BIOS bug; need to override, too
4445 */
4446 if (!(pinctl & AC_PINCTL_IN_EN) ||
4447 (pinctl & AC_PINCTL_OUT_EN)) {
4448 pinctl &= ~AC_PINCTL_OUT_EN;
12dde4c6
TI		 4449 pinctl |= AC_PINCTL_IN_EN;
4450 stac92xx_auto_set_pinctl(codec, nid, pinctl);
4f1e6bc3 4451 }
c960a03b 4452 }
eea7dc93
TI		 4453 conf = snd_hda_codec_get_pincfg(codec, nid);
4454 if (get_defcfg_connect(conf) != AC_JACK_PORT_FIXED) {
4455 if (enable_pin_detect(codec, nid, STAC_INSERT_EVENT))
4456 stac_issue_unsol_event(codec, nid);
4457 }
82bc955f 4458 }
a64135a2
MR		 4459 for (i = 0; i < spec->num_dmics; i++)
4460 stac92xx_auto_set_pinctl(codec, spec->dmic_nids[i],
4461 AC_PINCTL_IN_EN);
0852d7a6
TI		 4462 if (cfg->dig_out_pins[0])
4463 stac92xx_auto_set_pinctl(codec, cfg->dig_out_pins[0],
f73d3585
TI		 4464 AC_PINCTL_OUT_EN);
4465 if (cfg->dig_in_pin)
4466 stac92xx_auto_set_pinctl(codec, cfg->dig_in_pin,
4467 AC_PINCTL_IN_EN);
a64135a2 4468 for (i = 0; i < spec->num_pwrs; i++) {
f73d3585 4469 hda_nid_t nid = spec->pwr_nids[i];
6e1c39c6 4470 unsigned int pinctl, def_conf;
f73d3585 4471
bfc89dec
TI		 4472 def_conf = snd_hda_codec_get_pincfg(codec, nid);
4473 def_conf = get_defcfg_connect(def_conf);
4474 if (def_conf == AC_JACK_PORT_NONE) {
4475 /* power off unused ports */
4476 stac_toggle_power_map(codec, nid, 0);
4477 continue;
4478 }
6e1c39c6
TI		 4479 if (def_conf == AC_JACK_PORT_FIXED) {
4480 /* no need for jack detection for fixed pins */
4481 stac_toggle_power_map(codec, nid, 1);
4482 continue;
4483 }
eb632128 4484 /* power on when no jack detection is available */
542c9a0a
TI		 4485 /* or when the VREF is used for controlling LED */
4486 if (!spec->hp_detect ||
bfc89dec
TI		 4487 spec->vref_mute_led_nid == nid ||
4488 !is_jack_detectable(codec, nid)) {
eb632128
TI		 4489 stac_toggle_power_map(codec, nid, 1);
4490 continue;
4491 }
4492
b4ead019 4493 if (is_nid_out_jack_pin(cfg, nid))
f73d3585
TI		 4494 continue; /* already has an unsol event */
4495
4496 pinctl = snd_hda_codec_read(codec, nid, 0,
4497 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
a64135a2
MR		 4498 /* outputs are only ports capable of power management
4499 * any attempts on powering down a input port cause the
4500 * referenced VREF to act quirky.
4501 */
eb632128
TI		 4502 if (pinctl & AC_PINCTL_IN_EN) {
4503 stac_toggle_power_map(codec, nid, 1);
a64135a2 4504 continue;
eb632128 4505 }
afef2cfa 4506 if (enable_pin_detect(codec, nid, STAC_PWR_EVENT)) {
62558ce1 4507 stac_issue_unsol_event(codec, nid);
afef2cfa
CC		 4508 continue;
4509 }
4510 /* none of the above, turn the port OFF */
4511 stac_toggle_power_map(codec, nid, 0);
a64135a2 4512 }
c21bd025 4513
c21bd025 4514 /* sync mute LED */
1f43f6c1
TI		 4515 if (spec->gpio_led) {
4516 if (spec->vmaster_mute.hook)
4517 snd_hda_sync_vmaster_hook(&spec->vmaster_mute);
4518 else /* the very first init call doesn't have vmaster yet */
4519 stac92xx_update_led_status(codec, false);
4520 }
c882246d
TI		 4521
4522 /* sync the power-map */
4523 if (spec->num_pwrs)
4524 snd_hda_codec_write(codec, codec->afg, 0,
4525 AC_VERB_IDT_SET_POWER_MAP,
4526 spec->power_map_bits);
b76c850f
MR		 4527 if (spec->dac_list)
4528 stac92xx_power_down(codec);
c7d4b2fa
M		 4529 return 0;
4530}
4531
603c4019
TI		 4532static void stac92xx_free_kctls(struct hda_codec *codec)
4533{
4534 struct sigmatel_spec *spec = codec->spec;
4535
4536 if (spec->kctls.list) {
4537 struct snd_kcontrol_new *kctl = spec->kctls.list;
4538 int i;
4539 for (i = 0; i < spec->kctls.used; i++)
4540 kfree(kctl[i].name);
4541 }
4542 snd_array_free(&spec->kctls);
4543}
4544
45eebda7
VK		 4545static void stac92xx_shutup_pins(struct hda_codec *codec)
4546{
4547 unsigned int i, def_conf;
4548
4549 if (codec->bus->shutdown)
4550 return;
4551 for (i = 0; i < codec->init_pins.used; i++) {
4552 struct hda_pincfg *pin = snd_array_elem(&codec->init_pins, i);
4553 def_conf = snd_hda_codec_get_pincfg(codec, pin->nid);
4554 if (get_defcfg_connect(def_conf) != AC_JACK_PORT_NONE)
cdd03ced 4555 snd_hda_set_pin_ctl(codec, pin->nid, 0);
45eebda7
VK		 4556 }
4557}
4558
167eae5a
TI		 4559static void stac92xx_shutup(struct hda_codec *codec)
4560{
4561 struct sigmatel_spec *spec = codec->spec;
167eae5a 4562
45eebda7 4563 stac92xx_shutup_pins(codec);
167eae5a
TI		 4564
4565 if (spec->eapd_mask)
4566 stac_gpio_set(codec, spec->gpio_mask,
4567 spec->gpio_dir, spec->gpio_data &
4568 ~spec->eapd_mask);
4569}
4570
2f2f4251
M		 4571static void stac92xx_free(struct hda_codec *codec)
4572{
c7d4b2fa 4573 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa
M		 4574
4575 if (! spec)
4576 return;
4577
c7d4b2fa 4578 kfree(spec);
1cd2224c 4579 snd_hda_detach_beep_device(codec);
2f2f4251
M		 4580}
4581
4e55096e
M		 4582static void stac92xx_set_pinctl(struct hda_codec *codec, hda_nid_t nid,
4583 unsigned int flag)
4584{
8ce84198
TI		 4585 unsigned int old_ctl, pin_ctl;
4586
4587 pin_ctl = snd_hda_codec_read(codec, nid,
4e55096e 4588 0, AC_VERB_GET_PIN_WIDGET_CONTROL, 0x00);
7b043899 4589
f9acba43
TI		 4590 if (pin_ctl & AC_PINCTL_IN_EN) {
4591 /*
4592 * we need to check the current set-up direction of
4593 * shared input pins since they can be switched via
4594 * "xxx as Output" mixer switch
4595 */
4596 struct sigmatel_spec *spec = codec->spec;
c21ca4a8 4597 if (nid == spec->line_switch || nid == spec->mic_switch)
f9acba43
TI		 4598 return;
4599 }
4600
8ce84198 4601 old_ctl = pin_ctl;
7b043899
SL		 4602 /* if setting pin direction bits, clear the current
4603 direction bits first */
4604 if (flag & (AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN))
4605 pin_ctl &= ~(AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN);
4606
8ce84198
TI		 4607 pin_ctl |= flag;
4608 if (old_ctl != pin_ctl)
cdd03ced 4609 snd_hda_set_pin_ctl_cache(codec, nid, pin_ctl);
4e55096e
M		 4610}
4611
4612static void stac92xx_reset_pinctl(struct hda_codec *codec, hda_nid_t nid,
4613 unsigned int flag)
4614{
4615 unsigned int pin_ctl = snd_hda_codec_read(codec, nid,
4616 0, AC_VERB_GET_PIN_WIDGET_CONTROL, 0x00);
8ce84198 4617 if (pin_ctl & flag)
cdd03ced 4618 snd_hda_set_pin_ctl_cache(codec, nid, pin_ctl & ~flag);
4e55096e
M		 4619}
4620
d56757ab 4621static inline int get_pin_presence(struct hda_codec *codec, hda_nid_t nid)
314634bc
TI		 4622{
4623 if (!nid)
4624 return 0;
a252c81a 4625 return snd_hda_jack_detect(codec, nid);
314634bc
TI		 4626}
4627
fefd67f3
TI		 4628static void stac92xx_line_out_detect(struct hda_codec *codec,
4629 int presence)
4630{
4631 struct sigmatel_spec *spec = codec->spec;
4632 struct auto_pin_cfg *cfg = &spec->autocfg;
4633 int i;
4634
042b92c1
DH		 4635 if (cfg->speaker_outs == 0)
4636 return;
4637
fefd67f3
TI		 4638 for (i = 0; i < cfg->line_outs; i++) {
4639 if (presence)
4640 break;
4641 presence = get_pin_presence(codec, cfg->line_out_pins[i]);
4642 if (presence) {
4643 unsigned int pinctl;
4644 pinctl = snd_hda_codec_read(codec,
4645 cfg->line_out_pins[i], 0,
4646 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4647 if (pinctl & AC_PINCTL_IN_EN)
4648 presence = 0; /* mic- or line-input */
4649 }
4650 }
4651
4652 if (presence) {
4653 /* disable speakers */
4654 for (i = 0; i < cfg->speaker_outs; i++)
4655 stac92xx_reset_pinctl(codec, cfg->speaker_pins[i],
4656 AC_PINCTL_OUT_EN);
4657 if (spec->eapd_mask && spec->eapd_switch)
4658 stac_gpio_set(codec, spec->gpio_mask,
4659 spec->gpio_dir, spec->gpio_data &
4660 ~spec->eapd_mask);
4661 } else {
4662 /* enable speakers */
4663 for (i = 0; i < cfg->speaker_outs; i++)
4664 stac92xx_set_pinctl(codec, cfg->speaker_pins[i],
4665 AC_PINCTL_OUT_EN);
4666 if (spec->eapd_mask && spec->eapd_switch)
4667 stac_gpio_set(codec, spec->gpio_mask,
4668 spec->gpio_dir, spec->gpio_data |
4669 spec->eapd_mask);
4670 }
4671}
4672
d7a89436
TI		 4673/* return non-zero if the hp-pin of the given array index isn't
4674 * a jack-detection target
4675 */
4676static int no_hp_sensing(struct sigmatel_spec *spec, int i)
4677{
4678 struct auto_pin_cfg *cfg = &spec->autocfg;
4679
4680 /* ignore sensing of shared line and mic jacks */
c21ca4a8 4681 if (cfg->hp_pins[i] == spec->line_switch)
d7a89436 4682 return 1;
c21ca4a8 4683 if (cfg->hp_pins[i] == spec->mic_switch)
d7a89436
TI		 4684 return 1;
4685 /* ignore if the pin is set as line-out */
4686 if (cfg->hp_pins[i] == spec->hp_switch)
4687 return 1;
4688 return 0;
4689}
4690
c6e4c666 4691static void stac92xx_hp_detect(struct hda_codec *codec)
4e55096e
M		 4692{
4693 struct sigmatel_spec *spec = codec->spec;
4694 struct auto_pin_cfg *cfg = &spec->autocfg;
4695 int i, presence;
4696
eb06ed8f 4697 presence = 0;
4fe5195c
MR		 4698 if (spec->gpio_mute)
4699 presence = !(snd_hda_codec_read(codec, codec->afg, 0,
4700 AC_VERB_GET_GPIO_DATA, 0) & spec->gpio_mute);
4701
eb06ed8f 4702 for (i = 0; i < cfg->hp_outs; i++) {
314634bc
TI		 4703 if (presence)
4704 break;
d7a89436
TI		 4705 if (no_hp_sensing(spec, i))
4706 continue;
e6e3ea25
TI		 4707 presence = get_pin_presence(codec, cfg->hp_pins[i]);
4708 if (presence) {
4709 unsigned int pinctl;
4710 pinctl = snd_hda_codec_read(codec, cfg->hp_pins[i], 0,
4711 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4712 if (pinctl & AC_PINCTL_IN_EN)
4713 presence = 0; /* mic- or line-input */
4714 }
eb06ed8f 4715 }
4e55096e
M		 4716
4717 if (presence) {
d7a89436 4718 /* disable lineouts */
7c2ba97b 4719 if (spec->hp_switch)
d7a89436
TI		 4720 stac92xx_reset_pinctl(codec, spec->hp_switch,
4721 AC_PINCTL_OUT_EN);
4e55096e
M		 4722 for (i = 0; i < cfg->line_outs; i++)
4723 stac92xx_reset_pinctl(codec, cfg->line_out_pins[i],
4724 AC_PINCTL_OUT_EN);
4e55096e 4725 } else {
d7a89436 4726 /* enable lineouts */
7c2ba97b 4727 if (spec->hp_switch)
d7a89436
TI		 4728 stac92xx_set_pinctl(codec, spec->hp_switch,
4729 AC_PINCTL_OUT_EN);
4e55096e
M		 4730 for (i = 0; i < cfg->line_outs; i++)
4731 stac92xx_set_pinctl(codec, cfg->line_out_pins[i],
4732 AC_PINCTL_OUT_EN);
4e55096e 4733 }
fefd67f3 4734 stac92xx_line_out_detect(codec, presence);
d7a89436
TI		 4735 /* toggle hp outs */
4736 for (i = 0; i < cfg->hp_outs; i++) {
4737 unsigned int val = AC_PINCTL_OUT_EN | AC_PINCTL_HP_EN;
4738 if (no_hp_sensing(spec, i))
4739 continue;
7bff172a 4740 if (1 /*presence*/)
d7a89436 4741 stac92xx_set_pinctl(codec, cfg->hp_pins[i], val);
8317e0b0
TI		 4742#if 0 /* FIXME */
4743/* Resetting the pinctl like below may lead to (a sort of) regressions
4744 * on some devices since they use the HP pin actually for line/speaker
4745 * outs although the default pin config shows a different pin (that is
4746 * wrong and useless).
4747 *
4748 * So, it's basically a problem of default pin configs, likely a BIOS issue.
4749 * But, disabling the code below just works around it, and I'm too tired of
4750 * bug reports with such devices...
4751 */
d7a89436
TI		 4752 else
4753 stac92xx_reset_pinctl(codec, cfg->hp_pins[i], val);
8317e0b0 4754#endif /* FIXME */
d7a89436 4755 }
4e55096e
M		 4756}
4757
f73d3585
TI		 4758static void stac_toggle_power_map(struct hda_codec *codec, hda_nid_t nid,
4759 int enable)
a64135a2
MR		 4760{
4761 struct sigmatel_spec *spec = codec->spec;
f73d3585
TI		 4762 unsigned int idx, val;
4763
4764 for (idx = 0; idx < spec->num_pwrs; idx++) {
4765 if (spec->pwr_nids[idx] == nid)
4766 break;
4767 }
4768 if (idx >= spec->num_pwrs)
4769 return;
d0513fc6 4770
afef2cfa 4771 idx = 1 << idx;
a64135a2 4772
c882246d 4773 val = spec->power_map_bits;
f73d3585 4774 if (enable)
a64135a2
MR		 4775 val &= ~idx;
4776 else
4777 val |= idx;
4778
4779 /* power down unused output ports */
c882246d
TI		 4780 if (val != spec->power_map_bits) {
4781 spec->power_map_bits = val;
4782 snd_hda_codec_write(codec, codec->afg, 0,
4783 AC_VERB_IDT_SET_POWER_MAP, val);
4784 }
74aeaabc
MR		 4785}
4786
f73d3585
TI		 4787static void stac92xx_pin_sense(struct hda_codec *codec, hda_nid_t nid)
4788{
e6e3ea25 4789 stac_toggle_power_map(codec, nid, get_pin_presence(codec, nid));
f73d3585 4790}
a64135a2 4791
ab5a6ebe
VK		 4792/* get the pin connection (fixed, none, etc) */
4793static unsigned int stac_get_defcfg_connect(struct hda_codec *codec, int idx)
4794{
4795 struct sigmatel_spec *spec = codec->spec;
4796 unsigned int cfg;
4797
4798 cfg = snd_hda_codec_get_pincfg(codec, spec->pin_nids[idx]);
4799 return get_defcfg_connect(cfg);
4800}
4801
4802static int stac92xx_connected_ports(struct hda_codec *codec,
2b63536f 4803 const hda_nid_t *nids, int num_nids)
ab5a6ebe
VK		 4804{
4805 struct sigmatel_spec *spec = codec->spec;
4806 int idx, num;
4807 unsigned int def_conf;
4808
4809 for (num = 0; num < num_nids; num++) {
4810 for (idx = 0; idx < spec->num_pins; idx++)
4811 if (spec->pin_nids[idx] == nids[num])
4812 break;
4813 if (idx >= spec->num_pins)
4814 break;
4815 def_conf = stac_get_defcfg_connect(codec, idx);
4816 if (def_conf == AC_JACK_PORT_NONE)
4817 break;
4818 }
4819 return num;
4820}
4821
3d21d3f7
TI		 4822static void stac92xx_mic_detect(struct hda_codec *codec)
4823{
4824 struct sigmatel_spec *spec = codec->spec;
4825 struct sigmatel_mic_route *mic;
4826
4827 if (get_pin_presence(codec, spec->ext_mic.pin))
4828 mic = &spec->ext_mic;
9907790a
CC		 4829 else if (get_pin_presence(codec, spec->dock_mic.pin))
4830 mic = &spec->dock_mic;
3d21d3f7
TI		 4831 else
4832 mic = &spec->int_mic;
02d33322 4833 if (mic->dmux_idx >= 0)
3d21d3f7
TI		 4834 snd_hda_codec_write_cache(codec, spec->dmux_nids[0], 0,
4835 AC_VERB_SET_CONNECT_SEL,
4836 mic->dmux_idx);
02d33322 4837 if (mic->mux_idx >= 0)
3d21d3f7
TI		 4838 snd_hda_codec_write_cache(codec, spec->mux_nids[0], 0,
4839 AC_VERB_SET_CONNECT_SEL,
4840 mic->mux_idx);
4841}
4842
1835a0f9 4843static void handle_unsol_event(struct hda_codec *codec,
3a93897e 4844 struct hda_jack_tbl *event)
314634bc 4845{
a64135a2 4846 struct sigmatel_spec *spec = codec->spec;
1835a0f9 4847 int data;
c6e4c666 4848
3a93897e 4849 switch (event->action) {
314634bc 4850 case STAC_HP_EVENT:
fefd67f3 4851 case STAC_LO_EVENT:
16ffe32c 4852 stac92xx_hp_detect(codec);
fefd67f3 4853 break;
3d21d3f7
TI		 4854 case STAC_MIC_EVENT:
4855 stac92xx_mic_detect(codec);
4856 break;
4857 }
4858
3a93897e 4859 switch (event->action) {
3d21d3f7 4860 case STAC_HP_EVENT:
fefd67f3 4861 case STAC_LO_EVENT:
3d21d3f7 4862 case STAC_MIC_EVENT:
74aeaabc 4863 case STAC_INSERT_EVENT:
a64135a2 4864 case STAC_PWR_EVENT:
c6e4c666
TI		 4865 if (spec->num_pwrs > 0)
4866 stac92xx_pin_sense(codec, event->nid);
fd60cc89
MR		 4867
4868 switch (codec->subsystem_id) {
4869 case 0x103c308f:
4870 if (event->nid == 0xb) {
4871 int pin = AC_PINCTL_IN_EN;
4872
4873 if (get_pin_presence(codec, 0xa)
4874 && get_pin_presence(codec, 0xb))
4875 pin |= AC_PINCTL_VREF_80;
4876 if (!get_pin_presence(codec, 0xb))
4877 pin |= AC_PINCTL_VREF_80;
4878
4879 /* toggle VREF state based on mic + hp pin
4880 * status
4881 */
4882 stac92xx_auto_set_pinctl(codec, 0x0a, pin);
4883 }
4884 }
72474be6 4885 break;
c6e4c666
TI		 4886 case STAC_VREF_EVENT:
4887 data = snd_hda_codec_read(codec, codec->afg, 0,
4888 AC_VERB_GET_GPIO_DATA, 0);
72474be6
MR		 4889 /* toggle VREF state based on GPIOx status */
4890 snd_hda_codec_write(codec, codec->afg, 0, 0x7e0,
3a93897e 4891 !!(data & (1 << event->private_data)));
72474be6 4892 break;
314634bc
TI		 4893 }
4894}
4895
1835a0f9
TI		 4896static void stac_issue_unsol_event(struct hda_codec *codec, hda_nid_t nid)
4897{
3a93897e 4898 struct hda_jack_tbl *event = snd_hda_jack_tbl_get(codec, nid);
1835a0f9
TI		 4899 if (!event)
4900 return;
4901 handle_unsol_event(codec, event);
4902}
4903
d38cce70
KG		 4904static int hp_blike_system(u32 subsystem_id);
4905
4906static void set_hp_led_gpio(struct hda_codec *codec)
4907{
4908 struct sigmatel_spec *spec = codec->spec;
07f80449
TI		 4909 unsigned int gpio;
4910
26ebe0a2
TI		 4911 if (spec->gpio_led)
4912 return;
4913
07f80449
TI		 4914 gpio = snd_hda_param_read(codec, codec->afg, AC_PAR_GPIO_CAP);
4915 gpio &= AC_GPIO_IO_COUNT;
4916 if (gpio > 3)
4917 spec->gpio_led = 0x08; /* GPIO 3 */
4918 else
4919 spec->gpio_led = 0x01; /* GPIO 0 */
d38cce70
KG		 4920}
4921
c357aab0
VK		 4922/*
4923 * This method searches for the mute LED GPIO configuration
4924 * provided as OEM string in SMBIOS. The format of that string
4925 * is HP_Mute_LED_P_G or HP_Mute_LED_P
4926 * where P can be 0 or 1 and defines mute LED GPIO control state (low/high)
4927 * that corresponds to the NOT muted state of the master volume
4928 * and G is the index of the GPIO to use as the mute LED control (0..9)
4929 * If _G portion is missing it is assigned based on the codec ID
4930 *
4931 * So, HP B-series like systems may have HP_Mute_LED_0 (current models)
4932 * or HP_Mute_LED_0_3 (future models) OEM SMBIOS strings
d38cce70
KG		 4933 *
4934 *
4935 * The dv-series laptops don't seem to have the HP_Mute_LED* strings in
4936 * SMBIOS - at least the ones I have seen do not have them - which include
4937 * my own system (HP Pavilion dv6-1110ax) and my cousin's
4938 * HP Pavilion dv9500t CTO.
4939 * Need more information on whether it is true across the entire series.
4940 * -- kunal
c357aab0 4941 */
6a557c94 4942static int find_mute_led_cfg(struct hda_codec *codec, int default_polarity)
c357aab0
VK		 4943{
4944 struct sigmatel_spec *spec = codec->spec;
4945 const struct dmi_device *dev = NULL;
4946
7560931f
TI		 4947 if (get_int_hint(codec, "gpio_led", &spec->gpio_led)) {
4948 get_int_hint(codec, "gpio_led_polarity",
4949 &spec->gpio_led_polarity);
4950 return 1;
4951 }
c357aab0
VK		 4952 if ((codec->subsystem_id >> 16) == PCI_VENDOR_ID_HP) {
4953 while ((dev = dmi_find_device(DMI_DEV_TYPE_OEM_STRING,
4954 NULL, dev))) {
45eebda7 4955 if (sscanf(dev->name, "HP_Mute_LED_%d_%x",
d38cce70
KG		 4956 &spec->gpio_led_polarity,
4957 &spec->gpio_led) == 2) {
f1a73746
TI		 4958 unsigned int max_gpio;
4959 max_gpio = snd_hda_param_read(codec, codec->afg,
4960 AC_PAR_GPIO_CAP);
4961 max_gpio &= AC_GPIO_IO_COUNT;
4962 if (spec->gpio_led < max_gpio)
45eebda7 4963 spec->gpio_led = 1 << spec->gpio_led;
f1a73746
TI		 4964 else
4965 spec->vref_mute_led_nid = spec->gpio_led;
c357aab0
VK		 4966 return 1;
4967 }
4968 if (sscanf(dev->name, "HP_Mute_LED_%d",
d38cce70
KG		 4969 &spec->gpio_led_polarity) == 1) {
4970 set_hp_led_gpio(codec);
4971 return 1;
c357aab0 4972 }
e2ef36c6
GMDV		 4973 /* BIOS bug: unfilled OEM string */
4974 if (strstr(dev->name, "HP_Mute_LED_P_G")) {
4975 set_hp_led_gpio(codec);
a6a600d1
GMDV		 4976 switch (codec->subsystem_id) {
4977 case 0x103c148a:
4978 spec->gpio_led_polarity = 0;
4979 break;
4980 default:
4981 spec->gpio_led_polarity = 1;
4982 break;
4983 }
e2ef36c6
GMDV		 4984 return 1;
4985 }
c357aab0 4986 }
d38cce70
KG		 4987
4988 /*
4989 * Fallback case - if we don't find the DMI strings,
6a557c94
VK		 4990 * we statically set the GPIO - if not a B-series system
4991 * and default polarity is provided
d38cce70 4992 */
6a557c94
VK		 4993 if (!hp_blike_system(codec->subsystem_id) &&
4994 (default_polarity == 0 || default_polarity == 1)) {
d38cce70 4995 set_hp_led_gpio(codec);
dce17d4f 4996 spec->gpio_led_polarity = default_polarity;
d38cce70
KG		 4997 return 1;
4998 }
c357aab0
VK		 4999 }
5000 return 0;
5001}
5002
5003static int hp_blike_system(u32 subsystem_id)
78987bdc
RD		 5004{
5005 switch (subsystem_id) {
c357aab0
VK		 5006 case 0x103c1520:
5007 case 0x103c1521:
5008 case 0x103c1523:
5009 case 0x103c1524:
5010 case 0x103c1525:
78987bdc
RD		 5011 case 0x103c1722:
5012 case 0x103c1723:
5013 case 0x103c1724:
5014 case 0x103c1725:
5015 case 0x103c1726:
5016 case 0x103c1727:
5017 case 0x103c1728:
5018 case 0x103c1729:
c357aab0
VK		 5019 case 0x103c172a:
5020 case 0x103c172b:
5021 case 0x103c307e:
5022 case 0x103c307f:
5023 case 0x103c3080:
5024 case 0x103c3081:
5025 case 0x103c7007:
5026 case 0x103c7008:
78987bdc
RD		 5027 return 1;
5028 }
5029 return 0;
5030}
5031
2d34e1b3
TI		 5032#ifdef CONFIG_PROC_FS
5033static void stac92hd_proc_hook(struct snd_info_buffer *buffer,
5034 struct hda_codec *codec, hda_nid_t nid)
5035{
5036 if (nid == codec->afg)
5037 snd_iprintf(buffer, "Power-Map: 0x%02x\n",
c882246d
TI		 5038 snd_hda_codec_read(codec, nid, 0,
5039 AC_VERB_IDT_GET_POWER_MAP, 0));
2d34e1b3
TI		 5040}
5041
5042static void analog_loop_proc_hook(struct snd_info_buffer *buffer,
5043 struct hda_codec *codec,
5044 unsigned int verb)
5045{
5046 snd_iprintf(buffer, "Analog Loopback: 0x%02x\n",
5047 snd_hda_codec_read(codec, codec->afg, 0, verb, 0));
5048}
5049
5050/* stac92hd71bxx, stac92hd73xx */
5051static void stac92hd7x_proc_hook(struct snd_info_buffer *buffer,
5052 struct hda_codec *codec, hda_nid_t nid)
5053{
5054 stac92hd_proc_hook(buffer, codec, nid);
5055 if (nid == codec->afg)
5056 analog_loop_proc_hook(buffer, codec, 0xfa0);
5057}
5058
5059static void stac9205_proc_hook(struct snd_info_buffer *buffer,
5060 struct hda_codec *codec, hda_nid_t nid)
5061{
5062 if (nid == codec->afg)
5063 analog_loop_proc_hook(buffer, codec, 0xfe0);
5064}
5065
5066static void stac927x_proc_hook(struct snd_info_buffer *buffer,
5067 struct hda_codec *codec, hda_nid_t nid)
5068{
5069 if (nid == codec->afg)
5070 analog_loop_proc_hook(buffer, codec, 0xfeb);
5071}
5072#else
5073#define stac92hd_proc_hook NULL
5074#define stac92hd7x_proc_hook NULL
5075#define stac9205_proc_hook NULL
5076#define stac927x_proc_hook NULL
5077#endif
5078
2a43952a 5079#ifdef CONFIG_PM
ff6fdc37
M		 5080static int stac92xx_resume(struct hda_codec *codec)
5081{
2c885878 5082 stac92xx_init(codec);
82beb8fd
TI		 5083 snd_hda_codec_resume_amp(codec);
5084 snd_hda_codec_resume_cache(codec);
2c885878 5085 /* fake event to set up pins again to override cached values */
f2cbba76 5086 stac_fake_hp_events(codec);
ff6fdc37
M		 5087 return 0;
5088}
c6798d2b 5089
68cb2b55 5090static int stac92xx_suspend(struct hda_codec *codec)
45eebda7
VK		 5091{
5092 stac92xx_shutup(codec);
5093 return 0;
5094}
5095
45eebda7
VK		 5096static void stac92xx_set_power_state(struct hda_codec *codec, hda_nid_t fg,
5097 unsigned int power_state)
5098{
5099 unsigned int afg_power_state = power_state;
5100 struct sigmatel_spec *spec = codec->spec;
5101
5102 if (power_state == AC_PWRST_D3) {
f1a73746 5103 if (spec->vref_mute_led_nid) {
45eebda7
VK		 5104 /* with vref-out pin used for mute led control
5105 * codec AFG is prevented from D3 state
5106 */
5107 afg_power_state = AC_PWRST_D1;
5108 }
5109 /* this delay seems necessary to avoid click noise at power-down */
5110 msleep(100);
5111 }
5112 snd_hda_codec_read(codec, fg, 0, AC_VERB_SET_POWER_STATE,
5113 afg_power_state);
5114 snd_hda_codec_set_power_to_all(codec, fg, power_state, true);
5115}
350eba43
TI		 5116#else
5117#define stac92xx_suspend NULL
5118#define stac92xx_resume NULL
350eba43 5119#define stac92xx_set_power_state NULL
2faa3bf1 5120#endif /* CONFIG_PM */
45eebda7 5121
2faa3bf1
TI		 5122/* update mute-LED accoring to the master switch */
5123static void stac92xx_update_led_status(struct hda_codec *codec, int enabled)
ae6241fb
CP		 5124{
5125 struct sigmatel_spec *spec = codec->spec;
2faa3bf1 5126 int muted = !enabled;
6fce61ae 5127
45eebda7 5128 if (!spec->gpio_led)
2faa3bf1
TI		 5129 return;
5130
5131 /* LED state is inverted on these systems */
5132 if (spec->gpio_led_polarity)
5133 muted = !muted;
45eebda7 5134
f1a73746 5135 if (!spec->vref_mute_led_nid) {
45eebda7 5136 if (muted)
3e843196 5137 spec->gpio_data |= spec->gpio_led;
45eebda7 5138 else
3e843196 5139 spec->gpio_data &= ~spec->gpio_led;
45eebda7
VK		 5140 stac_gpio_set(codec, spec->gpio_mask,
5141 spec->gpio_dir, spec->gpio_data);
5142 } else {
2faa3bf1 5143 spec->vref_led = muted ? AC_PINCTL_VREF_50 : AC_PINCTL_VREF_GRD;
f1a73746
TI		 5144 stac_vrefout_set(codec, spec->vref_mute_led_nid,
5145 spec->vref_led);
c21bd025 5146 }
b4e81876 5147}
7df1ce1a 5148
2b63536f 5149static const struct hda_codec_ops stac92xx_patch_ops = {
2f2f4251
M		 5150 .build_controls = stac92xx_build_controls,
5151 .build_pcms = stac92xx_build_pcms,
5152 .init = stac92xx_init,
5153 .free = stac92xx_free,
29adc4b9 5154 .unsol_event = snd_hda_jack_unsol_event,
2a43952a 5155#ifdef CONFIG_PM
c6798d2b 5156 .suspend = stac92xx_suspend,
ff6fdc37
M		 5157 .resume = stac92xx_resume,
5158#endif
fb8d1a34 5159 .reboot_notify = stac92xx_shutup,
2f2f4251
M		 5160};
5161
5162static int patch_stac9200(struct hda_codec *codec)
5163{
5164 struct sigmatel_spec *spec;
c7d4b2fa 5165 int err;
2f2f4251 5166
e560d8d8 5167 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2f2f4251
M		 5168 if (spec == NULL)
5169 return -ENOMEM;
5170
a252c81a 5171 codec->no_trigger_sense = 1;
2f2f4251 5172 codec->spec = spec;
1b0e372d 5173 spec->linear_tone_beep = 1;
a4eed138 5174 spec->num_pins = ARRAY_SIZE(stac9200_pin_nids);
11b44bbd 5175 spec->pin_nids = stac9200_pin_nids;
f5fcc13c
TI		 5176 spec->board_config = snd_hda_check_board_config(codec, STAC_9200_MODELS,
5177 stac9200_models,
5178 stac9200_cfg_tbl);
330ee995 5179 if (spec->board_config < 0)
9a11f1aa
TI		 5180 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5181 codec->chip_name);
330ee995
TI		 5182 else
5183 stac92xx_set_config_regs(codec,
af9f341a 5184 stac9200_brd_tbl[spec->board_config]);
2f2f4251
M		 5185
5186 spec->multiout.max_channels = 2;
5187 spec->multiout.num_dacs = 1;
5188 spec->multiout.dac_nids = stac9200_dac_nids;
5189 spec->adc_nids = stac9200_adc_nids;
5190 spec->mux_nids = stac9200_mux_nids;
dabbed6f 5191 spec->num_muxes = 1;
8b65727b 5192 spec->num_dmics = 0;
9e05b7a3 5193 spec->num_adcs = 1;
a64135a2 5194 spec->num_pwrs = 0;
c7d4b2fa 5195
58eec423
MCC		 5196 if (spec->board_config == STAC_9200_M4 ||
5197 spec->board_config == STAC_9200_M4_2 ||
bf277785 5198 spec->board_config == STAC_9200_OQO)
1194b5b7
TI		 5199 spec->init = stac9200_eapd_init;
5200 else
5201 spec->init = stac9200_core_init;
2f2f4251 5202 spec->mixer = stac9200_mixer;
c7d4b2fa 5203
117f257d
TI		 5204 if (spec->board_config == STAC_9200_PANASONIC) {
5205 spec->gpio_mask = spec->gpio_dir = 0x09;
5206 spec->gpio_data = 0x00;
5207 }
5208
c7d4b2fa
M		 5209 err = stac9200_parse_auto_config(codec);
5210 if (err < 0) {
5211 stac92xx_free(codec);
5212 return err;
5213 }
2f2f4251 5214
2acc9dcb
TI		 5215 /* CF-74 has no headphone detection, and the driver should *NOT*
5216 * do detection and HP/speaker toggle because the hardware does it.
5217 */
5218 if (spec->board_config == STAC_9200_PANASONIC)
5219 spec->hp_detect = 0;
5220
2f2f4251
M		 5221 codec->patch_ops = stac92xx_patch_ops;
5222
5223 return 0;
5224}
5225
8e21c34c
TD		 5226static int patch_stac925x(struct hda_codec *codec)
5227{
5228 struct sigmatel_spec *spec;
5229 int err;
5230
5231 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5232 if (spec == NULL)
5233 return -ENOMEM;
5234
a252c81a 5235 codec->no_trigger_sense = 1;
8e21c34c 5236 codec->spec = spec;
1b0e372d 5237 spec->linear_tone_beep = 1;
a4eed138 5238 spec->num_pins = ARRAY_SIZE(stac925x_pin_nids);
8e21c34c 5239 spec->pin_nids = stac925x_pin_nids;
9cb36c2a
MCC		 5240
5241 /* Check first for codec ID */
5242 spec->board_config = snd_hda_check_board_codec_sid_config(codec,
5243 STAC_925x_MODELS,
5244 stac925x_models,
5245 stac925x_codec_id_cfg_tbl);
5246
5247 /* Now checks for PCI ID, if codec ID is not found */
5248 if (spec->board_config < 0)
5249 spec->board_config = snd_hda_check_board_config(codec,
5250 STAC_925x_MODELS,
8e21c34c
TD		 5251 stac925x_models,
5252 stac925x_cfg_tbl);
9e507abd 5253 again:
330ee995 5254 if (spec->board_config < 0)
9a11f1aa
TI		 5255 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5256 codec->chip_name);
330ee995
TI		 5257 else
5258 stac92xx_set_config_regs(codec,
af9f341a 5259 stac925x_brd_tbl[spec->board_config]);
8e21c34c
TD		 5260
5261 spec->multiout.max_channels = 2;
5262 spec->multiout.num_dacs = 1;
5263 spec->multiout.dac_nids = stac925x_dac_nids;
5264 spec->adc_nids = stac925x_adc_nids;
5265 spec->mux_nids = stac925x_mux_nids;
5266 spec->num_muxes = 1;
9e05b7a3 5267 spec->num_adcs = 1;
a64135a2 5268 spec->num_pwrs = 0;
2c11f955
TD		 5269 switch (codec->vendor_id) {
5270 case 0x83847632: /* STAC9202 */
5271 case 0x83847633: /* STAC9202D */
5272 case 0x83847636: /* STAC9251 */
5273 case 0x83847637: /* STAC9251D */
f6e9852a 5274 spec->num_dmics = STAC925X_NUM_DMICS;
2c11f955 5275 spec->dmic_nids = stac925x_dmic_nids;
1697055e
TI		 5276 spec->num_dmuxes = ARRAY_SIZE(stac925x_dmux_nids);
5277 spec->dmux_nids = stac925x_dmux_nids;
2c11f955
TD		 5278 break;
5279 default:
5280 spec->num_dmics = 0;
5281 break;
5282 }
8e21c34c
TD		 5283
5284 spec->init = stac925x_core_init;
5285 spec->mixer = stac925x_mixer;
6479c631
TI		 5286 spec->num_caps = 1;
5287 spec->capvols = stac925x_capvols;
5288 spec->capsws = stac925x_capsws;
8e21c34c 5289
9009b0e4 5290 err = stac92xx_parse_auto_config(codec);
9e507abd
TI		 5291 if (!err) {
5292 if (spec->board_config < 0) {
5293 printk(KERN_WARNING "hda_codec: No auto-config is "
5294 "available, default to model=ref\n");
5295 spec->board_config = STAC_925x_REF;
5296 goto again;
5297 }
5298 err = -EINVAL;
5299 }
8e21c34c
TD		 5300 if (err < 0) {
5301 stac92xx_free(codec);
5302 return err;
5303 }
5304
5305 codec->patch_ops = stac92xx_patch_ops;
5306
5307 return 0;
5308}
5309
e1f0d669
MR		 5310static int patch_stac92hd73xx(struct hda_codec *codec)
5311{
5312 struct sigmatel_spec *spec;
5313 hda_nid_t conn[STAC92HD73_DAC_COUNT + 2];
5314 int err = 0;
c21ca4a8 5315 int num_dacs;
e1f0d669
MR		 5316
5317 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5318 if (spec == NULL)
5319 return -ENOMEM;
5320
a252c81a 5321 codec->no_trigger_sense = 1;
e1f0d669 5322 codec->spec = spec;
1b0e372d 5323 spec->linear_tone_beep = 0;
e99d32b3 5324 codec->slave_dig_outs = stac92hd73xx_slave_dig_outs;
e1f0d669
MR		 5325 spec->num_pins = ARRAY_SIZE(stac92hd73xx_pin_nids);
5326 spec->pin_nids = stac92hd73xx_pin_nids;
5327 spec->board_config = snd_hda_check_board_config(codec,
5328 STAC_92HD73XX_MODELS,
5329 stac92hd73xx_models,
5330 stac92hd73xx_cfg_tbl);
842ae638
TI		 5331 /* check codec subsystem id if not found */
5332 if (spec->board_config < 0)
5333 spec->board_config =
5334 snd_hda_check_board_codec_sid_config(codec,
5335 STAC_92HD73XX_MODELS, stac92hd73xx_models,
5336 stac92hd73xx_codec_id_cfg_tbl);
e1f0d669 5337again:
330ee995 5338 if (spec->board_config < 0)
9a11f1aa
TI		 5339 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5340 codec->chip_name);
330ee995
TI		 5341 else
5342 stac92xx_set_config_regs(codec,
af9f341a 5343 stac92hd73xx_brd_tbl[spec->board_config]);
e1f0d669 5344
c21ca4a8 5345 num_dacs = snd_hda_get_connections(codec, 0x0a,
e1f0d669
MR		 5346 conn, STAC92HD73_DAC_COUNT + 2) - 1;
5347
c21ca4a8 5348 if (num_dacs < 3 || num_dacs > 5) {
e1f0d669
MR		 5349 printk(KERN_WARNING "hda_codec: Could not determine "
5350 "number of channels defaulting to DAC count\n");
c21ca4a8 5351 num_dacs = STAC92HD73_DAC_COUNT;
e1f0d669 5352 }
e2aec171 5353 spec->init = stac92hd73xx_core_init;
c21ca4a8 5354 switch (num_dacs) {
e1f0d669 5355 case 0x3: /* 6 Channel */
d78d7a90 5356 spec->aloopback_ctl = stac92hd73xx_6ch_loopback;
e1f0d669
MR		 5357 break;
5358 case 0x4: /* 8 Channel */
d78d7a90 5359 spec->aloopback_ctl = stac92hd73xx_8ch_loopback;
e1f0d669
MR		 5360 break;
5361 case 0x5: /* 10 Channel */
d78d7a90
TI		 5362 spec->aloopback_ctl = stac92hd73xx_10ch_loopback;
5363 break;
c21ca4a8
TI		 5364 }
5365 spec->multiout.dac_nids = spec->dac_nids;
e1f0d669 5366
e1f0d669
MR		 5367 spec->aloopback_mask = 0x01;
5368 spec->aloopback_shift = 8;
5369
1cd2224c 5370 spec->digbeep_nid = 0x1c;
e1f0d669
MR		 5371 spec->mux_nids = stac92hd73xx_mux_nids;
5372 spec->adc_nids = stac92hd73xx_adc_nids;
5373 spec->dmic_nids = stac92hd73xx_dmic_nids;
5374 spec->dmux_nids = stac92hd73xx_dmux_nids;
d9737751 5375 spec->smux_nids = stac92hd73xx_smux_nids;
e1f0d669
MR		 5376
5377 spec->num_muxes = ARRAY_SIZE(stac92hd73xx_mux_nids);
5378 spec->num_adcs = ARRAY_SIZE(stac92hd73xx_adc_nids);
1697055e 5379 spec->num_dmuxes = ARRAY_SIZE(stac92hd73xx_dmux_nids);
2a9c7816 5380
6479c631
TI		 5381 spec->num_caps = STAC92HD73XX_NUM_CAPS;
5382 spec->capvols = stac92hd73xx_capvols;
5383 spec->capsws = stac92hd73xx_capsws;
5384
a7662640 5385 switch (spec->board_config) {
6b3ab21e 5386 case STAC_DELL_EQ:
d654a660 5387 spec->init = dell_eq_core_init;
6b3ab21e 5388 /* fallthru */
661cd8fb
TI		 5389 case STAC_DELL_M6_AMIC:
5390 case STAC_DELL_M6_DMIC:
5391 case STAC_DELL_M6_BOTH:
2a9c7816 5392 spec->num_smuxes = 0;
c0cea0d0 5393 spec->eapd_switch = 0;
6b3ab21e 5394
661cd8fb
TI		 5395 switch (spec->board_config) {
5396 case STAC_DELL_M6_AMIC: /* Analog Mics */
330ee995 5397 snd_hda_codec_set_pincfg(codec, 0x0b, 0x90A70170);
a7662640
MR		 5398 spec->num_dmics = 0;
5399 break;
661cd8fb 5400 case STAC_DELL_M6_DMIC: /* Digital Mics */
330ee995 5401 snd_hda_codec_set_pincfg(codec, 0x13, 0x90A60160);
a7662640
MR		 5402 spec->num_dmics = 1;
5403 break;
661cd8fb 5404 case STAC_DELL_M6_BOTH: /* Both */
330ee995
TI		 5405 snd_hda_codec_set_pincfg(codec, 0x0b, 0x90A70170);
5406 snd_hda_codec_set_pincfg(codec, 0x13, 0x90A60160);
a7662640
MR		 5407 spec->num_dmics = 1;
5408 break;
5409 }
5410 break;
842ae638
TI		 5411 case STAC_ALIENWARE_M17X:
5412 spec->num_dmics = STAC92HD73XX_NUM_DMICS;
5413 spec->num_smuxes = ARRAY_SIZE(stac92hd73xx_smux_nids);
5414 spec->eapd_switch = 0;
5415 break;
a7662640
MR		 5416 default:
5417 spec->num_dmics = STAC92HD73XX_NUM_DMICS;
2a9c7816 5418 spec->num_smuxes = ARRAY_SIZE(stac92hd73xx_smux_nids);
c0cea0d0 5419 spec->eapd_switch = 1;
5207e10e 5420 break;
a7662640 5421 }
af6ee302 5422 if (spec->board_config != STAC_92HD73XX_REF) {
b2c4f4d7
MR		 5423 /* GPIO0 High = Enable EAPD */
5424 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x1;
5425 spec->gpio_data = 0x01;
5426 }
a7662640 5427
a64135a2
MR		 5428 spec->num_pwrs = ARRAY_SIZE(stac92hd73xx_pwr_nids);
5429 spec->pwr_nids = stac92hd73xx_pwr_nids;
5430
9009b0e4 5431 err = stac92xx_parse_auto_config(codec);
e1f0d669
MR		 5432
5433 if (!err) {
5434 if (spec->board_config < 0) {
5435 printk(KERN_WARNING "hda_codec: No auto-config is "
5436 "available, default to model=ref\n");
5437 spec->board_config = STAC_92HD73XX_REF;
5438 goto again;
5439 }
5440 err = -EINVAL;
5441 }
5442
5443 if (err < 0) {
5444 stac92xx_free(codec);
5445 return err;
5446 }
5447
9e43f0de
TI		 5448 if (spec->board_config == STAC_92HD73XX_NO_JD)
5449 spec->hp_detect = 0;
5450
e1f0d669
MR		 5451 codec->patch_ops = stac92xx_patch_ops;
5452
2d34e1b3
TI		 5453 codec->proc_widget_hook = stac92hd7x_proc_hook;
5454
e1f0d669
MR		 5455 return 0;
5456}
5457
cbbf50b2 5458static int hp_bnb2011_with_dock(struct hda_codec *codec)
335e3b86
VK		 5459{
5460 if (codec->vendor_id != 0x111d7605 &&
5461 codec->vendor_id != 0x111d76d1)
5462 return 0;
5463
5464 switch (codec->subsystem_id) {
5465 case 0x103c1618:
5466 case 0x103c1619:
5467 case 0x103c161a:
5468 case 0x103c161b:
5469 case 0x103c161c:
5470 case 0x103c161d:
5471 case 0x103c161e:
5472 case 0x103c161f:
335e3b86
VK		 5473
5474 case 0x103c162a:
5475 case 0x103c162b:
5476
5477 case 0x103c1630:
5478 case 0x103c1631:
5479
5480 case 0x103c1633:
cbbf50b2 5481 case 0x103c1634:
335e3b86
VK		 5482 case 0x103c1635:
5483
335e3b86
VK		 5484 case 0x103c3587:
5485 case 0x103c3588:
5486 case 0x103c3589:
5487 case 0x103c358a:
5488
5489 case 0x103c3667:
5490 case 0x103c3668:
cbbf50b2
VK		 5491 case 0x103c3669:
5492
5493 return 1;
335e3b86
VK		 5494 }
5495 return 0;
5496}
5497
699d8995
VK		 5498static void stac92hd8x_add_pin(struct hda_codec *codec, hda_nid_t nid)
5499{
5500 struct sigmatel_spec *spec = codec->spec;
5501 unsigned int def_conf = snd_hda_codec_get_pincfg(codec, nid);
5502 int i;
5503
5504 spec->auto_pin_nids[spec->auto_pin_cnt] = nid;
5505 spec->auto_pin_cnt++;
5506
5507 if (get_defcfg_device(def_conf) == AC_JACK_MIC_IN &&
5508 get_defcfg_connect(def_conf) != AC_JACK_PORT_NONE) {
5509 for (i = 0; i < ARRAY_SIZE(stac92hd83xxx_dmic_nids); i++) {
5510 if (nid == stac92hd83xxx_dmic_nids[i]) {
5511 spec->auto_dmic_nids[spec->auto_dmic_cnt] = nid;
5512 spec->auto_dmic_cnt++;
5513 }
5514 }
5515 }
5516}
5517
5518static void stac92hd8x_add_adc(struct hda_codec *codec, hda_nid_t nid)
5519{
5520 struct sigmatel_spec *spec = codec->spec;
5521
5522 spec->auto_adc_nids[spec->auto_adc_cnt] = nid;
5523 spec->auto_adc_cnt++;
5524}
5525
5526static void stac92hd8x_add_mux(struct hda_codec *codec, hda_nid_t nid)
5527{
5528 int i, j;
5529 struct sigmatel_spec *spec = codec->spec;
5530
5531 for (i = 0; i < spec->auto_adc_cnt; i++) {
5532 if (get_connection_index(codec,
5533 spec->auto_adc_nids[i], nid) >= 0) {
5534 /* mux and volume for adc_nids[i] */
5535 if (!spec->auto_mux_nids[i]) {
5536 spec->auto_mux_nids[i] = nid;
5537 /* 92hd codecs capture volume is in mux */
5538 spec->auto_capvols[i] = HDA_COMPOSE_AMP_VAL(nid,
5539 3, 0, HDA_OUTPUT);
5540 }
5541 for (j = 0; j < spec->auto_dmic_cnt; j++) {
5542 if (get_connection_index(codec, nid,
5543 spec->auto_dmic_nids[j]) >= 0) {
5544 /* dmux for adc_nids[i] */
5545 if (!spec->auto_dmux_nids[i])
5546 spec->auto_dmux_nids[i] = nid;
5547 break;
5548 }
5549 }
5550 break;
5551 }
5552 }
5553}
5554
5555static void stac92hd8x_fill_auto_spec(struct hda_codec *codec)
5556{
5557 hda_nid_t nid, end_nid;
5558 unsigned int wid_caps, wid_type;
5559 struct sigmatel_spec *spec = codec->spec;
5560
5561 end_nid = codec->start_nid + codec->num_nodes;
5562
5563 for (nid = codec->start_nid; nid < end_nid; nid++) {
5564 wid_caps = get_wcaps(codec, nid);
5565 wid_type = get_wcaps_type(wid_caps);
5566
5567 if (wid_type == AC_WID_PIN)
5568 stac92hd8x_add_pin(codec, nid);
5569
5570 if (wid_type == AC_WID_AUD_IN && !(wid_caps & AC_WCAP_DIGITAL))
5571 stac92hd8x_add_adc(codec, nid);
5572 }
5573
5574 for (nid = codec->start_nid; nid < end_nid; nid++) {
5575 wid_caps = get_wcaps(codec, nid);
5576 wid_type = get_wcaps_type(wid_caps);
5577
5578 if (wid_type == AC_WID_AUD_SEL)
5579 stac92hd8x_add_mux(codec, nid);
5580 }
5581
5582 spec->pin_nids = spec->auto_pin_nids;
5583 spec->num_pins = spec->auto_pin_cnt;
5584 spec->adc_nids = spec->auto_adc_nids;
5585 spec->num_adcs = spec->auto_adc_cnt;
5586 spec->capvols = spec->auto_capvols;
5587 spec->capsws = spec->auto_capvols;
5588 spec->num_caps = spec->auto_adc_cnt;
5589 spec->mux_nids = spec->auto_mux_nids;
5590 spec->num_muxes = spec->auto_adc_cnt;
5591 spec->dmux_nids = spec->auto_dmux_nids;
5592 spec->num_dmuxes = spec->auto_adc_cnt;
5593 spec->dmic_nids = spec->auto_dmic_nids;
5594 spec->num_dmics = spec->auto_dmic_cnt;
5595}
5596
d0513fc6
MR		 5597static int patch_stac92hd83xxx(struct hda_codec *codec)
5598{
5599 struct sigmatel_spec *spec;
a3e19973 5600 int default_polarity = -1; /* no default cfg */
d0513fc6
MR		 5601 int err;
5602
5603 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5604 if (spec == NULL)
5605 return -ENOMEM;
5606
cbbf50b2
VK		 5607 if (hp_bnb2011_with_dock(codec)) {
5608 snd_hda_codec_set_pincfg(codec, 0xa, 0x2101201f);
5609 snd_hda_codec_set_pincfg(codec, 0xf, 0x2181205e);
5610 }
5611
c36b5b05 5612 codec->epss = 0; /* longer delay needed for D3 */
a252c81a 5613 codec->no_trigger_sense = 1;
d0513fc6 5614 codec->spec = spec;
699d8995
VK		 5615
5616 stac92hd8x_fill_auto_spec(codec);
5617
1db7ccdb 5618 spec->linear_tone_beep = 0;
0ffa9807 5619 codec->slave_dig_outs = stac92hd83xxx_slave_dig_outs;
d0513fc6 5620 spec->digbeep_nid = 0x21;
d0513fc6 5621 spec->pwr_nids = stac92hd83xxx_pwr_nids;
d0513fc6 5622 spec->num_pwrs = ARRAY_SIZE(stac92hd83xxx_pwr_nids);
c21ca4a8 5623 spec->multiout.dac_nids = spec->dac_nids;
d0513fc6 5624 spec->init = stac92hd83xxx_core_init;
6479c631 5625
d0513fc6
MR		 5626 spec->board_config = snd_hda_check_board_config(codec,
5627 STAC_92HD83XXX_MODELS,
5628 stac92hd83xxx_models,
5629 stac92hd83xxx_cfg_tbl);
5556e147
VK		 5630 /* check codec subsystem id if not found */
5631 if (spec->board_config < 0)
5632 spec->board_config =
5633 snd_hda_check_board_codec_sid_config(codec,
5634 STAC_92HD83XXX_MODELS, stac92hd83xxx_models,
5635 stac92hd83xxx_codec_id_cfg_tbl);
d0513fc6 5636again:
330ee995 5637 if (spec->board_config < 0)
9a11f1aa
TI		 5638 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5639 codec->chip_name);
330ee995
TI		 5640 else
5641 stac92xx_set_config_regs(codec,
af9f341a 5642 stac92hd83xxx_brd_tbl[spec->board_config]);
d0513fc6 5643
b4e81876
TI		 5644 codec->patch_ops = stac92xx_patch_ops;
5645
5556e147
VK		 5646 switch (spec->board_config) {
5647 case STAC_HP_ZEPHYR:
5648 spec->init = stac92hd83xxx_hp_zephyr_init;
5649 break;
a3e19973 5650 case STAC_92HD83XXX_HP_LED:
ff8a1e27
TI		 5651 default_polarity = 0;
5652 break;
5653 case STAC_92HD83XXX_HP_INV_LED:
a3e19973
TI		 5654 default_polarity = 1;
5655 break;
62cbde18
TI		 5656 case STAC_92HD83XXX_HP_MIC_LED:
5657 spec->mic_mute_led_gpio = 0x08; /* GPIO3 */
5658 break;
8d032a8f
DH		 5659 case STAC_92HD83XXX_HEADSET_JACK:
5660 spec->headset_jack = 1;
5661 break;
5556e147
VK		 5662 }
5663
a3e19973 5664 if (find_mute_led_cfg(codec, default_polarity))
e108c7b7
VK		 5665 snd_printd("mute LED gpio %d polarity %d\n",
5666 spec->gpio_led,
5667 spec->gpio_led_polarity);
5668
b4e81876 5669 if (spec->gpio_led) {
f1a73746 5670 if (!spec->vref_mute_led_nid) {
45eebda7
VK		 5671 spec->gpio_mask |= spec->gpio_led;
5672 spec->gpio_dir |= spec->gpio_led;
5673 spec->gpio_data |= spec->gpio_led;
5674 } else {
5675 codec->patch_ops.set_power_state =
5676 stac92xx_set_power_state;
45eebda7 5677 }
b4e81876 5678 }
b4e81876 5679
62cbde18
TI		 5680 if (spec->mic_mute_led_gpio) {
5681 spec->gpio_mask |= spec->mic_mute_led_gpio;
5682 spec->gpio_dir |= spec->mic_mute_led_gpio;
5683 spec->mic_mute_led_on = true;
5684 spec->gpio_data |= spec->mic_mute_led_gpio;
5685 }
5686
9009b0e4 5687 err = stac92xx_parse_auto_config(codec);
d0513fc6
MR		 5688 if (!err) {
5689 if (spec->board_config < 0) {
5690 printk(KERN_WARNING "hda_codec: No auto-config is "
5691 "available, default to model=ref\n");
5692 spec->board_config = STAC_92HD83XXX_REF;
5693 goto again;
5694 }
5695 err = -EINVAL;
5696 }
5697
5698 if (err < 0) {
5699 stac92xx_free(codec);
5700 return err;
5701 }
5702
2d34e1b3
TI		 5703 codec->proc_widget_hook = stac92hd_proc_hook;
5704
d0513fc6
MR		 5705 return 0;
5706}
5707
6df703ae
HRK		 5708static int stac92hd71bxx_connected_smuxes(struct hda_codec *codec,
5709 hda_nid_t dig0pin)
5710{
5711 struct sigmatel_spec *spec = codec->spec;
5712 int idx;
5713
5714 for (idx = 0; idx < spec->num_pins; idx++)
5715 if (spec->pin_nids[idx] == dig0pin)
5716 break;
5717 if ((idx + 2) >= spec->num_pins)
5718 return 0;
5719
5720 /* dig1pin case */
330ee995 5721 if (stac_get_defcfg_connect(codec, idx + 1) != AC_JACK_PORT_NONE)
6df703ae
HRK		 5722 return 2;
5723
5724 /* dig0pin + dig2pin case */
330ee995 5725 if (stac_get_defcfg_connect(codec, idx + 2) != AC_JACK_PORT_NONE)
6df703ae 5726 return 2;
330ee995 5727 if (stac_get_defcfg_connect(codec, idx) != AC_JACK_PORT_NONE)
6df703ae
HRK		 5728 return 1;
5729 else
5730 return 0;
5731}
5732
75d1aeb9
TI		 5733/* HP dv7 bass switch - GPIO5 */
5734#define stac_hp_bass_gpio_info snd_ctl_boolean_mono_info
5735static int stac_hp_bass_gpio_get(struct snd_kcontrol *kcontrol,
5736 struct snd_ctl_elem_value *ucontrol)
5737{
5738 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
5739 struct sigmatel_spec *spec = codec->spec;
5740 ucontrol->value.integer.value[0] = !!(spec->gpio_data & 0x20);
5741 return 0;
5742}
5743
5744static int stac_hp_bass_gpio_put(struct snd_kcontrol *kcontrol,
5745 struct snd_ctl_elem_value *ucontrol)
5746{
5747 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
5748 struct sigmatel_spec *spec = codec->spec;
5749 unsigned int gpio_data;
5750
5751 gpio_data = (spec->gpio_data & ~0x20) |
5752 (ucontrol->value.integer.value[0] ? 0x20 : 0);
5753 if (gpio_data == spec->gpio_data)
5754 return 0;
5755 spec->gpio_data = gpio_data;
5756 stac_gpio_set(codec, spec->gpio_mask, spec->gpio_dir, spec->gpio_data);
5757 return 1;
5758}
5759
2b63536f 5760static const struct snd_kcontrol_new stac_hp_bass_sw_ctrl = {
75d1aeb9
TI		 5761 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
5762 .info = stac_hp_bass_gpio_info,
5763 .get = stac_hp_bass_gpio_get,
5764 .put = stac_hp_bass_gpio_put,
5765};
5766
5767static int stac_add_hp_bass_switch(struct hda_codec *codec)
5768{
5769 struct sigmatel_spec *spec = codec->spec;
5770
5771 if (!stac_control_new(spec, &stac_hp_bass_sw_ctrl,
5772 "Bass Speaker Playback Switch", 0))
5773 return -ENOMEM;
5774
5775 spec->gpio_mask |= 0x20;
5776 spec->gpio_dir |= 0x20;
5777 spec->gpio_data |= 0x20;
5778 return 0;
5779}
5780
e035b841
MR		 5781static int patch_stac92hd71bxx(struct hda_codec *codec)
5782{
5783 struct sigmatel_spec *spec;
2b63536f 5784 const struct hda_verb *unmute_init = stac92hd71bxx_unmute_core_init;
5bdaaada 5785 unsigned int pin_cfg;
e035b841
MR		 5786 int err = 0;
5787
5788 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5789 if (spec == NULL)
5790 return -ENOMEM;
5791
a252c81a 5792 codec->no_trigger_sense = 1;
e035b841 5793 codec->spec = spec;
1b0e372d 5794 spec->linear_tone_beep = 0;
8daaaa97 5795 codec->patch_ops = stac92xx_patch_ops;
616f89e7
HRK		 5796 spec->num_pins = STAC92HD71BXX_NUM_PINS;
5797 switch (codec->vendor_id) {
5798 case 0x111d76b6:
5799 case 0x111d76b7:
5800 spec->pin_nids = stac92hd71bxx_pin_nids_4port;
5801 break;
5802 case 0x111d7603:
5803 case 0x111d7608:
5804 /* On 92HD75Bx 0x27 isn't a pin nid */
5805 spec->num_pins--;
5806 /* fallthrough */
5807 default:
5808 spec->pin_nids = stac92hd71bxx_pin_nids_6port;
5809 }
aafc4412 5810 spec->num_pwrs = ARRAY_SIZE(stac92hd71bxx_pwr_nids);
e035b841
MR		 5811 spec->board_config = snd_hda_check_board_config(codec,
5812 STAC_92HD71BXX_MODELS,
5813 stac92hd71bxx_models,
5814 stac92hd71bxx_cfg_tbl);
5815again:
330ee995 5816 if (spec->board_config < 0)
9a11f1aa
TI		 5817 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5818 codec->chip_name);
330ee995
TI		 5819 else
5820 stac92xx_set_config_regs(codec,
af9f341a 5821 stac92hd71bxx_brd_tbl[spec->board_config]);
e035b841 5822
fc64b26c 5823 if (spec->board_config != STAC_92HD71BXX_REF) {
41c3b648
TI		 5824 /* GPIO0 = EAPD */
5825 spec->gpio_mask = 0x01;
5826 spec->gpio_dir = 0x01;
5827 spec->gpio_data = 0x01;
5828 }
5829
6df703ae
HRK		 5830 spec->dmic_nids = stac92hd71bxx_dmic_nids;
5831 spec->dmux_nids = stac92hd71bxx_dmux_nids;
5832
6479c631
TI		 5833 spec->num_caps = STAC92HD71BXX_NUM_CAPS;
5834 spec->capvols = stac92hd71bxx_capvols;
5835 spec->capsws = stac92hd71bxx_capsws;
5836
541eee87
MR		 5837 switch (codec->vendor_id) {
5838 case 0x111d76b6: /* 4 Port without Analog Mixer */
5839 case 0x111d76b7:
23c7b521
HRK		 5840 unmute_init++;
5841 /* fallthru */
541eee87
MR		 5842 case 0x111d76b4: /* 6 Port without Analog Mixer */
5843 case 0x111d76b5:
0ffa9807 5844 codec->slave_dig_outs = stac92hd71bxx_slave_dig_outs;
ab5a6ebe 5845 spec->num_dmics = stac92xx_connected_ports(codec,
6df703ae
HRK		 5846 stac92hd71bxx_dmic_nids,
5847 STAC92HD71BXX_NUM_DMICS);
541eee87 5848 break;
aafc4412 5849 case 0x111d7608: /* 5 Port with Analog Mixer */
8e5f262b
TI		 5850 switch (spec->board_config) {
5851 case STAC_HP_M4:
72474be6 5852 /* Enable VREF power saving on GPIO1 detect */
3a93897e 5853 err = stac_add_event(codec, codec->afg,
c6e4c666
TI		 5854 STAC_VREF_EVENT, 0x02);
5855 if (err < 0)
5856 return err;
c5d08bb5 5857 snd_hda_codec_write_cache(codec, codec->afg, 0,
72474be6 5858 AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK, 0x02);
3a93897e 5859 snd_hda_jack_detect_enable(codec, codec->afg, 0);
72474be6
MR		 5860 spec->gpio_mask |= 0x02;
5861 break;
5862 }
8daaaa97 5863 if ((codec->revision_id & 0xf) == 0 ||
8c2f767b 5864 (codec->revision_id & 0xf) == 1)
8daaaa97 5865 spec->stream_delay = 40; /* 40 milliseconds */
8daaaa97 5866
aafc4412 5867 /* disable VSW */
ca8d33fc 5868 unmute_init++;
330ee995
TI		 5869 snd_hda_codec_set_pincfg(codec, 0x0f, 0x40f000f0);
5870 snd_hda_codec_set_pincfg(codec, 0x19, 0x40f000f3);
2b63536f 5871 spec->dmic_nids = stac92hd71bxx_dmic_5port_nids;
ab5a6ebe 5872 spec->num_dmics = stac92xx_connected_ports(codec,
2b63536f 5873 stac92hd71bxx_dmic_5port_nids,
6df703ae 5874 STAC92HD71BXX_NUM_DMICS - 1);
aafc4412
MR		 5875 break;
5876 case 0x111d7603: /* 6 Port with Analog Mixer */
8c2f767b 5877 if ((codec->revision_id & 0xf) == 1)
8daaaa97 5878 spec->stream_delay = 40; /* 40 milliseconds */
8daaaa97 5879
aafc4412 5880 /* fallthru */
541eee87 5881 default:
0ffa9807 5882 codec->slave_dig_outs = stac92hd71bxx_slave_dig_outs;
ab5a6ebe 5883 spec->num_dmics = stac92xx_connected_ports(codec,
6df703ae
HRK		 5884 stac92hd71bxx_dmic_nids,
5885 STAC92HD71BXX_NUM_DMICS);
5207e10e 5886 break;
541eee87
MR		 5887 }
5888
5e68fb3c
DH		 5889 if (get_wcaps_type(get_wcaps(codec, 0x28)) == AC_WID_VOL_KNB)
5890 spec->init = stac92hd71bxx_core_init;
5891
ca8d33fc
MR		 5892 if (get_wcaps(codec, 0xa) & AC_WCAP_IN_AMP)
5893 snd_hda_sequence_write_cache(codec, unmute_init);
5894
d78d7a90 5895 spec->aloopback_ctl = stac92hd71bxx_loopback;
4b33c767 5896 spec->aloopback_mask = 0x50;
541eee87
MR		 5897 spec->aloopback_shift = 0;
5898
8daaaa97 5899 spec->powerdown_adcs = 1;
1cd2224c 5900 spec->digbeep_nid = 0x26;
e035b841
MR		 5901 spec->mux_nids = stac92hd71bxx_mux_nids;
5902 spec->adc_nids = stac92hd71bxx_adc_nids;
d9737751 5903 spec->smux_nids = stac92hd71bxx_smux_nids;
aafc4412 5904 spec->pwr_nids = stac92hd71bxx_pwr_nids;
e035b841
MR		 5905
5906 spec->num_muxes = ARRAY_SIZE(stac92hd71bxx_mux_nids);
5907 spec->num_adcs = ARRAY_SIZE(stac92hd71bxx_adc_nids);
5207e10e 5908 spec->num_dmuxes = ARRAY_SIZE(stac92hd71bxx_dmux_nids);
6df703ae 5909 spec->num_smuxes = stac92hd71bxx_connected_smuxes(codec, 0x1e);
e035b841 5910
d38cce70
KG		 5911 snd_printdd("Found board config: %d\n", spec->board_config);
5912
6a14f585
MR		 5913 switch (spec->board_config) {
5914 case STAC_HP_M4:
6a14f585 5915 /* enable internal microphone */
330ee995 5916 snd_hda_codec_set_pincfg(codec, 0x0e, 0x01813040);
b9aea715
MR		 5917 stac92xx_auto_set_pinctl(codec, 0x0e,
5918 AC_PINCTL_IN_EN | AC_PINCTL_VREF_80);
3a7abfd2
MR		 5919 /* fallthru */
5920 case STAC_DELL_M4_2:
5921 spec->num_dmics = 0;
5922 spec->num_smuxes = 0;
5923 spec->num_dmuxes = 0;
5924 break;
5925 case STAC_DELL_M4_1:
5926 case STAC_DELL_M4_3:
5927 spec->num_dmics = 1;
5928 spec->num_smuxes = 0;
ea18aa46 5929 spec->num_dmuxes = 1;
6a14f585 5930 break;
514bf54c
JG		 5931 case STAC_HP_DV4_1222NR:
5932 spec->num_dmics = 1;
5933 /* I don't know if it needs 1 or 2 smuxes - will wait for
5934 * bug reports to fix if needed
5935 */
5936 spec->num_smuxes = 1;
5937 spec->num_dmuxes = 1;
514bf54c 5938 /* fallthrough */
2a6ce6e5
TI		 5939 case STAC_HP_DV4:
5940 spec->gpio_led = 0x01;
5941 /* fallthrough */
e2ea57a8 5942 case STAC_HP_DV5:
330ee995 5943 snd_hda_codec_set_pincfg(codec, 0x0d, 0x90170010);
e2ea57a8 5944 stac92xx_auto_set_pinctl(codec, 0x0d, AC_PINCTL_OUT_EN);
6e34c033
TI		 5945 /* HP dv6 gives the headphone pin as a line-out. Thus we
5946 * need to set hp_detect flag here to force to enable HP
5947 * detection.
5948 */
5949 spec->hp_detect = 1;
e2ea57a8 5950 break;
ae6241fb
CP		 5951 case STAC_HP_HDX:
5952 spec->num_dmics = 1;
5953 spec->num_dmuxes = 1;
5954 spec->num_smuxes = 1;
26ebe0a2 5955 spec->gpio_led = 0x08;
86d190e7
TI		 5956 break;
5957 }
443e26d0 5958
c357aab0 5959 if (hp_blike_system(codec->subsystem_id)) {
5bdaaada
VK		 5960 pin_cfg = snd_hda_codec_get_pincfg(codec, 0x0f);
5961 if (get_defcfg_device(pin_cfg) == AC_JACK_LINE_OUT ||
5962 get_defcfg_device(pin_cfg) == AC_JACK_SPEAKER ||
5963 get_defcfg_device(pin_cfg) == AC_JACK_HP_OUT) {
5964 /* It was changed in the BIOS to just satisfy MS DTM.
5965 * Lets turn it back into slaved HP
5966 */
5967 pin_cfg = (pin_cfg & (~AC_DEFCFG_DEVICE))
5968 | (AC_JACK_HP_OUT <<
5969 AC_DEFCFG_DEVICE_SHIFT);
5970 pin_cfg = (pin_cfg & (~(AC_DEFCFG_DEF_ASSOC
5971 | AC_DEFCFG_SEQUENCE)))
5972 | 0x1f;
5973 snd_hda_codec_set_pincfg(codec, 0x0f, pin_cfg);
5974 }
5975 }
5976
6a557c94 5977 if (find_mute_led_cfg(codec, 1))
c357aab0
VK		 5978 snd_printd("mute LED gpio %d polarity %d\n",
5979 spec->gpio_led,
5980 spec->gpio_led_polarity);
5bdaaada 5981
86d190e7 5982 if (spec->gpio_led) {
f1a73746 5983 if (!spec->vref_mute_led_nid) {
45eebda7
VK		 5984 spec->gpio_mask |= spec->gpio_led;
5985 spec->gpio_dir |= spec->gpio_led;
5986 spec->gpio_data |= spec->gpio_led;
5987 } else {
5988 codec->patch_ops.set_power_state =
5989 stac92xx_set_power_state;
45eebda7 5990 }
86d190e7 5991 }
6a14f585 5992
c21ca4a8 5993 spec->multiout.dac_nids = spec->dac_nids;
e035b841 5994
9009b0e4 5995 err = stac92xx_parse_auto_config(codec);
e035b841
MR		 5996 if (!err) {
5997 if (spec->board_config < 0) {
5998 printk(KERN_WARNING "hda_codec: No auto-config is "
5999 "available, default to model=ref\n");
6000 spec->board_config = STAC_92HD71BXX_REF;
6001 goto again;
6002 }
6003 err = -EINVAL;
6004 }
6005
6006 if (err < 0) {
6007 stac92xx_free(codec);
6008 return err;
6009 }
6010
75d1aeb9 6011 /* enable bass on HP dv7 */
2a6ce6e5
TI		 6012 if (spec->board_config == STAC_HP_DV4 ||
6013 spec->board_config == STAC_HP_DV5) {
75d1aeb9
TI		 6014 unsigned int cap;
6015 cap = snd_hda_param_read(codec, 0x1, AC_PAR_GPIO_CAP);
6016 cap &= AC_GPIO_IO_COUNT;
6017 if (cap >= 6)
6018 stac_add_hp_bass_switch(codec);
6019 }
6020
2d34e1b3
TI		 6021 codec->proc_widget_hook = stac92hd7x_proc_hook;
6022
e035b841 6023 return 0;
86d190e7 6024}
e035b841 6025
2f2f4251
M		 6026static int patch_stac922x(struct hda_codec *codec)
6027{
6028 struct sigmatel_spec *spec;
c7d4b2fa 6029 int err;
2f2f4251 6030
e560d8d8 6031 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2f2f4251
M		 6032 if (spec == NULL)
6033 return -ENOMEM;
6034
a252c81a 6035 codec->no_trigger_sense = 1;
2f2f4251 6036 codec->spec = spec;
1b0e372d 6037 spec->linear_tone_beep = 1;
a4eed138 6038 spec->num_pins = ARRAY_SIZE(stac922x_pin_nids);
11b44bbd 6039 spec->pin_nids = stac922x_pin_nids;
f5fcc13c
TI		 6040 spec->board_config = snd_hda_check_board_config(codec, STAC_922X_MODELS,
6041 stac922x_models,
6042 stac922x_cfg_tbl);
536319af 6043 if (spec->board_config == STAC_INTEL_MAC_AUTO) {
4fe5195c
MR		 6044 spec->gpio_mask = spec->gpio_dir = 0x03;
6045 spec->gpio_data = 0x03;
3fc24d85
TI		 6046 /* Intel Macs have all same PCI SSID, so we need to check
6047 * codec SSID to distinguish the exact models
6048 */
6f0778d8 6049 printk(KERN_INFO "hda_codec: STAC922x, Apple subsys_id=%x\n", codec->subsystem_id);
3fc24d85 6050 switch (codec->subsystem_id) {
5d5d3bc3
IZ		 6051
6052 case 0x106b0800:
6053 spec->board_config = STAC_INTEL_MAC_V1;
c45e20eb 6054 break;
5d5d3bc3
IZ		 6055 case 0x106b0600:
6056 case 0x106b0700:
6057 spec->board_config = STAC_INTEL_MAC_V2;
6f0778d8 6058 break;
5d5d3bc3
IZ		 6059 case 0x106b0e00:
6060 case 0x106b0f00:
6061 case 0x106b1600:
6062 case 0x106b1700:
6063 case 0x106b0200:
6064 case 0x106b1e00:
6065 spec->board_config = STAC_INTEL_MAC_V3;
3fc24d85 6066 break;
5d5d3bc3
IZ		 6067 case 0x106b1a00:
6068 case 0x00000100:
6069 spec->board_config = STAC_INTEL_MAC_V4;
f16928fb 6070 break;
5d5d3bc3
IZ		 6071 case 0x106b0a00:
6072 case 0x106b2200:
6073 spec->board_config = STAC_INTEL_MAC_V5;
0dae0f83 6074 break;
536319af
NB		 6075 default:
6076 spec->board_config = STAC_INTEL_MAC_V3;
6077 break;
3fc24d85
TI		 6078 }
6079 }
6080
9e507abd 6081 again:
330ee995 6082 if (spec->board_config < 0)
9a11f1aa
TI		 6083 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
6084 codec->chip_name);
330ee995
TI		 6085 else
6086 stac92xx_set_config_regs(codec,
af9f341a 6087 stac922x_brd_tbl[spec->board_config]);
2f2f4251 6088
c7d4b2fa
M		 6089 spec->adc_nids = stac922x_adc_nids;
6090 spec->mux_nids = stac922x_mux_nids;
2549413e 6091 spec->num_muxes = ARRAY_SIZE(stac922x_mux_nids);
9e05b7a3 6092 spec->num_adcs = ARRAY_SIZE(stac922x_adc_nids);
8b65727b 6093 spec->num_dmics = 0;
a64135a2 6094 spec->num_pwrs = 0;
c7d4b2fa
M		 6095
6096 spec->init = stac922x_core_init;
6479c631
TI		 6097
6098 spec->num_caps = STAC922X_NUM_CAPS;
6099 spec->capvols = stac922x_capvols;
6100 spec->capsws = stac922x_capsws;
c7d4b2fa
M		 6101
6102 spec->multiout.dac_nids = spec->dac_nids;
19039bd0 6103
9009b0e4 6104 err = stac92xx_parse_auto_config(codec);
9e507abd
TI		 6105 if (!err) {
6106 if (spec->board_config < 0) {
6107 printk(KERN_WARNING "hda_codec: No auto-config is "
6108 "available, default to model=ref\n");
6109 spec->board_config = STAC_D945_REF;
6110 goto again;
6111 }
6112 err = -EINVAL;
6113 }
3cc08dc6
MP		 6114 if (err < 0) {
6115 stac92xx_free(codec);
6116 return err;
6117 }
6118
6119 codec->patch_ops = stac92xx_patch_ops;
6120
807a4636
TI		 6121 /* Fix Mux capture level; max to 2 */
6122 snd_hda_override_amp_caps(codec, 0x12, HDA_OUTPUT,
6123 (0 << AC_AMPCAP_OFFSET_SHIFT) |
6124 (2 << AC_AMPCAP_NUM_STEPS_SHIFT) |
6125 (0x27 << AC_AMPCAP_STEP_SIZE_SHIFT) |
6126 (0 << AC_AMPCAP_MUTE_SHIFT));
6127
3cc08dc6
MP		 6128 return 0;
6129}
6130
6131static int patch_stac927x(struct hda_codec *codec)
6132{
6133 struct sigmatel_spec *spec;
6134 int err;
6135
6136 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
6137 if (spec == NULL)
6138 return -ENOMEM;
6139
a252c81a 6140 codec->no_trigger_sense = 1;
3cc08dc6 6141 codec->spec = spec;
1b0e372d 6142 spec->linear_tone_beep = 1;
45c1d85b 6143 codec->slave_dig_outs = stac927x_slave_dig_outs;
a4eed138 6144 spec->num_pins = ARRAY_SIZE(stac927x_pin_nids);
11b44bbd 6145 spec->pin_nids = stac927x_pin_nids;
f5fcc13c
TI		 6146 spec->board_config = snd_hda_check_board_config(codec, STAC_927X_MODELS,
6147 stac927x_models,
6148 stac927x_cfg_tbl);
9e507abd 6149 again:
330ee995 6150 if (spec->board_config < 0)
9a11f1aa
TI		 6151 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
6152 codec->chip_name);
330ee995
TI		 6153 else
6154 stac92xx_set_config_regs(codec,
af9f341a 6155 stac927x_brd_tbl[spec->board_config]);
3cc08dc6 6156
1cd2224c 6157 spec->digbeep_nid = 0x23;
8e9068b1
MR		 6158 spec->adc_nids = stac927x_adc_nids;
6159 spec->num_adcs = ARRAY_SIZE(stac927x_adc_nids);
6160 spec->mux_nids = stac927x_mux_nids;
6161 spec->num_muxes = ARRAY_SIZE(stac927x_mux_nids);
d9737751
MR		 6162 spec->smux_nids = stac927x_smux_nids;
6163 spec->num_smuxes = ARRAY_SIZE(stac927x_smux_nids);
65973632 6164 spec->spdif_labels = stac927x_spdif_labels;
b76c850f 6165 spec->dac_list = stac927x_dac_nids;
8e9068b1
MR		 6166 spec->multiout.dac_nids = spec->dac_nids;
6167
af6ee302
TI		 6168 if (spec->board_config != STAC_D965_REF) {
6169 /* GPIO0 High = Enable EAPD */
6170 spec->eapd_mask = spec->gpio_mask = 0x01;
6171 spec->gpio_dir = spec->gpio_data = 0x01;
6172 }
6173
81d3dbde 6174 switch (spec->board_config) {
93ed1503 6175 case STAC_D965_3ST:
93ed1503 6176 case STAC_D965_5ST:
8e9068b1 6177 /* GPIO0 High = Enable EAPD */
8e9068b1 6178 spec->num_dmics = 0;
93ed1503 6179 spec->init = d965_core_init;
81d3dbde 6180 break;
8e9068b1 6181 case STAC_DELL_BIOS:
780c8be4
MR		 6182 switch (codec->subsystem_id) {
6183 case 0x10280209:
6184 case 0x1028022e:
6185 /* correct the device field to SPDIF out */
330ee995 6186 snd_hda_codec_set_pincfg(codec, 0x21, 0x01442070);
780c8be4 6187 break;
86d190e7 6188 }
03d7ca17 6189 /* configure the analog microphone on some laptops */
330ee995 6190 snd_hda_codec_set_pincfg(codec, 0x0c, 0x90a79130);
2f32d909 6191 /* correct the front output jack as a hp out */
330ee995 6192 snd_hda_codec_set_pincfg(codec, 0x0f, 0x0227011f);
c481fca3 6193 /* correct the front input jack as a mic */
330ee995 6194 snd_hda_codec_set_pincfg(codec, 0x0e, 0x02a79130);
c481fca3 6195 /* fallthru */
8e9068b1 6196 case STAC_DELL_3ST:
af6ee302
TI		 6197 if (codec->subsystem_id != 0x1028022f) {
6198 /* GPIO2 High = Enable EAPD */
6199 spec->eapd_mask = spec->gpio_mask = 0x04;
6200 spec->gpio_dir = spec->gpio_data = 0x04;
6201 }
7f16859a
MR		 6202 spec->dmic_nids = stac927x_dmic_nids;
6203 spec->num_dmics = STAC927X_NUM_DMICS;
f1f208d0 6204
ccca7cdc 6205 spec->init = dell_3st_core_init;
8e9068b1 6206 spec->dmux_nids = stac927x_dmux_nids;
1697055e 6207 spec->num_dmuxes = ARRAY_SIZE(stac927x_dmux_nids);
7f16859a 6208 break;
54930531
TI		 6209 case STAC_927X_VOLKNOB:
6210 spec->num_dmics = 0;
6211 spec->init = stac927x_volknob_core_init;
6212 break;
7f16859a 6213 default:
8e9068b1 6214 spec->num_dmics = 0;
8e9068b1 6215 spec->init = stac927x_core_init;
af6ee302 6216 break;
7f16859a
MR		 6217 }
6218
6479c631
TI		 6219 spec->num_caps = STAC927X_NUM_CAPS;
6220 spec->capvols = stac927x_capvols;
6221 spec->capsws = stac927x_capsws;
6222
a64135a2 6223 spec->num_pwrs = 0;
d78d7a90 6224 spec->aloopback_ctl = stac927x_loopback;
e1f0d669
MR		 6225 spec->aloopback_mask = 0x40;
6226 spec->aloopback_shift = 0;
c0cea0d0 6227 spec->eapd_switch = 1;
8e9068b1 6228
9009b0e4 6229 err = stac92xx_parse_auto_config(codec);
9e507abd
TI		 6230 if (!err) {
6231 if (spec->board_config < 0) {
6232 printk(KERN_WARNING "hda_codec: No auto-config is "
6233 "available, default to model=ref\n");
6234 spec->board_config = STAC_D965_REF;
6235 goto again;
6236 }
6237 err = -EINVAL;
6238 }
c7d4b2fa
M		 6239 if (err < 0) {
6240 stac92xx_free(codec);
6241 return err;
6242 }
2f2f4251
M		 6243
6244 codec->patch_ops = stac92xx_patch_ops;
6245
2d34e1b3
TI		 6246 codec->proc_widget_hook = stac927x_proc_hook;
6247
52987656
TI		 6248 /*
6249 * !!FIXME!!
6250 * The STAC927x seem to require fairly long delays for certain
6251 * command sequences. With too short delays (even if the answer
6252 * is set to RIRB properly), it results in the silence output
6253 * on some hardwares like Dell.
6254 *
6255 * The below flag enables the longer delay (see get_response
6256 * in hda_intel.c).
6257 */
6258 codec->bus->needs_damn_long_delay = 1;
6259
e28d8322
TI		 6260 /* no jack detecion for ref-no-jd model */
6261 if (spec->board_config == STAC_D965_REF_NO_JD)
6262 spec->hp_detect = 0;
6263
2f2f4251
M		 6264 return 0;
6265}
6266
f3302a59
MP		 6267static int patch_stac9205(struct hda_codec *codec)
6268{
6269 struct sigmatel_spec *spec;
8259980e 6270 int err;
f3302a59
MP		 6271
6272 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
6273 if (spec == NULL)
6274 return -ENOMEM;
6275
a252c81a 6276 codec->no_trigger_sense = 1;
f3302a59 6277 codec->spec = spec;
1b0e372d 6278 spec->linear_tone_beep = 1;
a4eed138 6279 spec->num_pins = ARRAY_SIZE(stac9205_pin_nids);
11b44bbd 6280 spec->pin_nids = stac9205_pin_nids;
f5fcc13c
TI		 6281 spec->board_config = snd_hda_check_board_config(codec, STAC_9205_MODELS,
6282 stac9205_models,
6283 stac9205_cfg_tbl);
9e507abd 6284 again:
330ee995 6285 if (spec->board_config < 0)
9a11f1aa
TI		 6286 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
6287 codec->chip_name);
330ee995
TI		 6288 else
6289 stac92xx_set_config_regs(codec,
af9f341a 6290 stac9205_brd_tbl[spec->board_config]);
f3302a59 6291
1cd2224c 6292 spec->digbeep_nid = 0x23;
f3302a59 6293 spec->adc_nids = stac9205_adc_nids;
9e05b7a3 6294 spec->num_adcs = ARRAY_SIZE(stac9205_adc_nids);
f3302a59 6295 spec->mux_nids = stac9205_mux_nids;
2549413e 6296 spec->num_muxes = ARRAY_SIZE(stac9205_mux_nids);
d9737751
MR		 6297 spec->smux_nids = stac9205_smux_nids;
6298 spec->num_smuxes = ARRAY_SIZE(stac9205_smux_nids);
8b65727b 6299 spec->dmic_nids = stac9205_dmic_nids;
f6e9852a 6300 spec->num_dmics = STAC9205_NUM_DMICS;
e1f0d669 6301 spec->dmux_nids = stac9205_dmux_nids;
1697055e 6302 spec->num_dmuxes = ARRAY_SIZE(stac9205_dmux_nids);
a64135a2 6303 spec->num_pwrs = 0;
f3302a59
MP		 6304
6305 spec->init = stac9205_core_init;
d78d7a90 6306 spec->aloopback_ctl = stac9205_loopback;
f3302a59 6307
6479c631
TI		 6308 spec->num_caps = STAC9205_NUM_CAPS;
6309 spec->capvols = stac9205_capvols;
6310 spec->capsws = stac9205_capsws;
6311
e1f0d669
MR		 6312 spec->aloopback_mask = 0x40;
6313 spec->aloopback_shift = 0;
d9a4268e
TI		 6314 /* Turn on/off EAPD per HP plugging */
6315 if (spec->board_config != STAC_9205_EAPD)
6316 spec->eapd_switch = 1;
f3302a59 6317 spec->multiout.dac_nids = spec->dac_nids;
87d48363 6318
ae0a8ed8 6319 switch (spec->board_config){
ae0a8ed8 6320 case STAC_9205_DELL_M43:
87d48363 6321 /* Enable SPDIF in/out */
330ee995
TI		 6322 snd_hda_codec_set_pincfg(codec, 0x1f, 0x01441030);
6323 snd_hda_codec_set_pincfg(codec, 0x20, 0x1c410030);
87d48363 6324
4fe5195c 6325 /* Enable unsol response for GPIO4/Dock HP connection */
3a93897e 6326 err = stac_add_event(codec, codec->afg, STAC_VREF_EVENT, 0x01);
c6e4c666
TI		 6327 if (err < 0)
6328 return err;
c5d08bb5 6329 snd_hda_codec_write_cache(codec, codec->afg, 0,
4fe5195c 6330 AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK, 0x10);
3a93897e 6331 snd_hda_jack_detect_enable(codec, codec->afg, 0);
4fe5195c
MR		 6332
6333 spec->gpio_dir = 0x0b;
0fc9dec4 6334 spec->eapd_mask = 0x01;
4fe5195c
MR		 6335 spec->gpio_mask = 0x1b;
6336 spec->gpio_mute = 0x10;
e2e7d624 6337 /* GPIO0 High = EAPD, GPIO1 Low = Headphone Mute,
4fe5195c 6338 * GPIO3 Low = DRM
87d48363 6339 */
4fe5195c 6340 spec->gpio_data = 0x01;
ae0a8ed8 6341 break;
b2c4f4d7
MR		 6342 case STAC_9205_REF:
6343 /* SPDIF-In enabled */
6344 break;
ae0a8ed8
TD		 6345 default:
6346 /* GPIO0 High = EAPD */
0fc9dec4 6347 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x1;
4fe5195c 6348 spec->gpio_data = 0x01;
ae0a8ed8
TD		 6349 break;
6350 }
33382403 6351
9009b0e4 6352 err = stac92xx_parse_auto_config(codec);
9e507abd
TI		 6353 if (!err) {
6354 if (spec->board_config < 0) {
6355 printk(KERN_WARNING "hda_codec: No auto-config is "
6356 "available, default to model=ref\n");
6357 spec->board_config = STAC_9205_REF;
6358 goto again;
6359 }
6360 err = -EINVAL;
6361 }
f3302a59
MP		 6362 if (err < 0) {
6363 stac92xx_free(codec);
6364 return err;
6365 }
6366
6367 codec->patch_ops = stac92xx_patch_ops;
6368
2d34e1b3
TI		 6369 codec->proc_widget_hook = stac9205_proc_hook;
6370
f3302a59
MP		 6371 return 0;
6372}
6373
db064e50 6374/*
6d859065 6375 * STAC9872 hack
db064e50
TI		 6376 */
6377
2b63536f 6378static const struct hda_verb stac9872_core_init[] = {
1624cb9a 6379 {0x15, AC_VERB_SET_CONNECT_SEL, 0x1}, /* mic-sel: 0a,0d,14,02 */
6d859065
GM		 6380 {0x15, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE}, /* Mic-in -> 0x9 */
6381 {}
6382};
6383
2b63536f 6384static const hda_nid_t stac9872_pin_nids[] = {
caa10b6e
TI		 6385 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,
6386 0x11, 0x13, 0x14,
6387};
6388
2b63536f 6389static const hda_nid_t stac9872_adc_nids[] = {
caa10b6e
TI		 6390 0x8 /*,0x6*/
6391};
6392
2b63536f 6393static const hda_nid_t stac9872_mux_nids[] = {
caa10b6e
TI		 6394 0x15
6395};
6396
2b63536f 6397static const unsigned long stac9872_capvols[] = {
6479c631
TI		 6398 HDA_COMPOSE_AMP_VAL(0x09, 3, 0, HDA_INPUT),
6399};
6400#define stac9872_capsws stac9872_capvols
6401
2b63536f 6402static const unsigned int stac9872_vaio_pin_configs[9] = {
307282c8
TI		 6403 0x03211020, 0x411111f0, 0x411111f0, 0x03a15030,
6404 0x411111f0, 0x90170110, 0x411111f0, 0x411111f0,
6405 0x90a7013e
6406};
6407
ea734963 6408static const char * const stac9872_models[STAC_9872_MODELS] = {
307282c8
TI		 6409 [STAC_9872_AUTO] = "auto",
6410 [STAC_9872_VAIO] = "vaio",
6411};
6412
2b63536f 6413static const unsigned int *stac9872_brd_tbl[STAC_9872_MODELS] = {
307282c8
TI		 6414 [STAC_9872_VAIO] = stac9872_vaio_pin_configs,
6415};
6416
2b63536f 6417static const struct snd_pci_quirk stac9872_cfg_tbl[] = {
b04add95
TI		 6418 SND_PCI_QUIRK_MASK(0x104d, 0xfff0, 0x81e0,
6419 "Sony VAIO F/S", STAC_9872_VAIO),
307282c8
TI		 6420 {} /* terminator */
6421};
6422
6d859065 6423static int patch_stac9872(struct hda_codec *codec)
db064e50
TI		 6424{
6425 struct sigmatel_spec *spec;
1e137f92 6426 int err;
db064e50 6427
db064e50
TI		 6428 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
6429 if (spec == NULL)
6430 return -ENOMEM;
a252c81a 6431 codec->no_trigger_sense = 1;
db064e50 6432 codec->spec = spec;
1b0e372d 6433 spec->linear_tone_beep = 1;
b04add95
TI		 6434 spec->num_pins = ARRAY_SIZE(stac9872_pin_nids);
6435 spec->pin_nids = stac9872_pin_nids;
caa10b6e
TI		 6436
6437 spec->board_config = snd_hda_check_board_config(codec, STAC_9872_MODELS,
6438 stac9872_models,
6439 stac9872_cfg_tbl);
307282c8 6440 if (spec->board_config < 0)
9a11f1aa
TI		 6441 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
6442 codec->chip_name);
307282c8
TI		 6443 else
6444 stac92xx_set_config_regs(codec,
6445 stac9872_brd_tbl[spec->board_config]);
db064e50 6446
1e137f92
TI		 6447 spec->multiout.dac_nids = spec->dac_nids;
6448 spec->num_adcs = ARRAY_SIZE(stac9872_adc_nids);
6449 spec->adc_nids = stac9872_adc_nids;
6450 spec->num_muxes = ARRAY_SIZE(stac9872_mux_nids);
6451 spec->mux_nids = stac9872_mux_nids;
1e137f92 6452 spec->init = stac9872_core_init;
6479c631
TI		 6453 spec->num_caps = 1;
6454 spec->capvols = stac9872_capvols;
6455 spec->capsws = stac9872_capsws;
1e137f92 6456
9009b0e4 6457 err = stac92xx_parse_auto_config(codec);
1e137f92
TI		 6458 if (err < 0) {
6459 stac92xx_free(codec);
6460 return -EINVAL;
6461 }
6462 spec->input_mux = &spec->private_imux;
6463 codec->patch_ops = stac92xx_patch_ops;
db064e50
TI		 6464 return 0;
6465}
6466
6467
2f2f4251
M		 6468/*
6469 * patch entries
6470 */
2b63536f 6471static const struct hda_codec_preset snd_hda_preset_sigmatel[] = {
2f2f4251
M		 6472 { .id = 0x83847690, .name = "STAC9200", .patch = patch_stac9200 },
6473 { .id = 0x83847882, .name = "STAC9220 A1", .patch = patch_stac922x },
6474 { .id = 0x83847680, .name = "STAC9221 A1", .patch = patch_stac922x },
6475 { .id = 0x83847880, .name = "STAC9220 A2", .patch = patch_stac922x },
6476 { .id = 0x83847681, .name = "STAC9220D/9223D A2", .patch = patch_stac922x },
6477 { .id = 0x83847682, .name = "STAC9221 A2", .patch = patch_stac922x },
6478 { .id = 0x83847683, .name = "STAC9221D A2", .patch = patch_stac922x },
22a27c7f
MP		 6479 { .id = 0x83847618, .name = "STAC9227", .patch = patch_stac927x },
6480 { .id = 0x83847619, .name = "STAC9227", .patch = patch_stac927x },
6481 { .id = 0x83847616, .name = "STAC9228", .patch = patch_stac927x },
6482 { .id = 0x83847617, .name = "STAC9228", .patch = patch_stac927x },
6483 { .id = 0x83847614, .name = "STAC9229", .patch = patch_stac927x },
6484 { .id = 0x83847615, .name = "STAC9229", .patch = patch_stac927x },
3cc08dc6
MP		 6485 { .id = 0x83847620, .name = "STAC9274", .patch = patch_stac927x },
6486 { .id = 0x83847621, .name = "STAC9274D", .patch = patch_stac927x },
6487 { .id = 0x83847622, .name = "STAC9273X", .patch = patch_stac927x },
6488 { .id = 0x83847623, .name = "STAC9273D", .patch = patch_stac927x },
6489 { .id = 0x83847624, .name = "STAC9272X", .patch = patch_stac927x },
6490 { .id = 0x83847625, .name = "STAC9272D", .patch = patch_stac927x },
6491 { .id = 0x83847626, .name = "STAC9271X", .patch = patch_stac927x },
6492 { .id = 0x83847627, .name = "STAC9271D", .patch = patch_stac927x },
6493 { .id = 0x83847628, .name = "STAC9274X5NH", .patch = patch_stac927x },
6494 { .id = 0x83847629, .name = "STAC9274D5NH", .patch = patch_stac927x },
8e21c34c
TD		 6495 { .id = 0x83847632, .name = "STAC9202", .patch = patch_stac925x },
6496 { .id = 0x83847633, .name = "STAC9202D", .patch = patch_stac925x },
6497 { .id = 0x83847634, .name = "STAC9250", .patch = patch_stac925x },
6498 { .id = 0x83847635, .name = "STAC9250D", .patch = patch_stac925x },
6499 { .id = 0x83847636, .name = "STAC9251", .patch = patch_stac925x },
6500 { .id = 0x83847637, .name = "STAC9250D", .patch = patch_stac925x },
7bd3c0f7
TI		 6501 { .id = 0x83847645, .name = "92HD206X", .patch = patch_stac927x },
6502 { .id = 0x83847646, .name = "92HD206D", .patch = patch_stac927x },
6d859065
GM		 6503 /* The following does not take into account .id=0x83847661 when subsys =
6504 * 104D0C00 which is STAC9225s. Because of this, some SZ Notebooks are
6505 * currently not fully supported.
6506 */
6507 { .id = 0x83847661, .name = "CXD9872RD/K", .patch = patch_stac9872 },
6508 { .id = 0x83847662, .name = "STAC9872AK", .patch = patch_stac9872 },
6509 { .id = 0x83847664, .name = "CXD9872AKD", .patch = patch_stac9872 },
a5c0f886 6510 { .id = 0x83847698, .name = "STAC9205", .patch = patch_stac9205 },
f3302a59
MP		 6511 { .id = 0x838476a0, .name = "STAC9205", .patch = patch_stac9205 },
6512 { .id = 0x838476a1, .name = "STAC9205D", .patch = patch_stac9205 },
6513 { .id = 0x838476a2, .name = "STAC9204", .patch = patch_stac9205 },
6514 { .id = 0x838476a3, .name = "STAC9204D", .patch = patch_stac9205 },
6515 { .id = 0x838476a4, .name = "STAC9255", .patch = patch_stac9205 },
6516 { .id = 0x838476a5, .name = "STAC9255D", .patch = patch_stac9205 },
6517 { .id = 0x838476a6, .name = "STAC9254", .patch = patch_stac9205 },
6518 { .id = 0x838476a7, .name = "STAC9254D", .patch = patch_stac9205 },
aafc4412 6519 { .id = 0x111d7603, .name = "92HD75B3X5", .patch = patch_stac92hd71bxx},
d0513fc6 6520 { .id = 0x111d7604, .name = "92HD83C1X5", .patch = patch_stac92hd83xxx},
a9694faa 6521 { .id = 0x111d76d4, .name = "92HD83C1C5", .patch = patch_stac92hd83xxx},
d0513fc6 6522 { .id = 0x111d7605, .name = "92HD81B1X5", .patch = patch_stac92hd83xxx},
ff2e7337 6523 { .id = 0x111d76d5, .name = "92HD81B1C5", .patch = patch_stac92hd83xxx},
8a345a04
CC		 6524 { .id = 0x111d76d1, .name = "92HD87B1/3", .patch = patch_stac92hd83xxx},
6525 { .id = 0x111d76d9, .name = "92HD87B2/4", .patch = patch_stac92hd83xxx},
36706005
CC		 6526 { .id = 0x111d7666, .name = "92HD88B3", .patch = patch_stac92hd83xxx},
6527 { .id = 0x111d7667, .name = "92HD88B1", .patch = patch_stac92hd83xxx},
6528 { .id = 0x111d7668, .name = "92HD88B2", .patch = patch_stac92hd83xxx},
6529 { .id = 0x111d7669, .name = "92HD88B4", .patch = patch_stac92hd83xxx},
aafc4412 6530 { .id = 0x111d7608, .name = "92HD75B2X5", .patch = patch_stac92hd71bxx},
541eee87
MR		 6531 { .id = 0x111d7674, .name = "92HD73D1X5", .patch = patch_stac92hd73xx },
6532 { .id = 0x111d7675, .name = "92HD73C1X5", .patch = patch_stac92hd73xx },
e1f0d669 6533 { .id = 0x111d7676, .name = "92HD73E1X5", .patch = patch_stac92hd73xx },
541eee87
MR		 6534 { .id = 0x111d76b0, .name = "92HD71B8X", .patch = patch_stac92hd71bxx },
6535 { .id = 0x111d76b1, .name = "92HD71B8X", .patch = patch_stac92hd71bxx },
6536 { .id = 0x111d76b2, .name = "92HD71B7X", .patch = patch_stac92hd71bxx },
6537 { .id = 0x111d76b3, .name = "92HD71B7X", .patch = patch_stac92hd71bxx },
6538 { .id = 0x111d76b4, .name = "92HD71B6X", .patch = patch_stac92hd71bxx },
6539 { .id = 0x111d76b5, .name = "92HD71B6X", .patch = patch_stac92hd71bxx },
6540 { .id = 0x111d76b6, .name = "92HD71B5X", .patch = patch_stac92hd71bxx },
6541 { .id = 0x111d76b7, .name = "92HD71B5X", .patch = patch_stac92hd71bxx },
4d8ec5f3
CC		 6542 { .id = 0x111d76c0, .name = "92HD89C3", .patch = patch_stac92hd73xx },
6543 { .id = 0x111d76c1, .name = "92HD89C2", .patch = patch_stac92hd73xx },
6544 { .id = 0x111d76c2, .name = "92HD89C1", .patch = patch_stac92hd73xx },
6545 { .id = 0x111d76c3, .name = "92HD89B3", .patch = patch_stac92hd73xx },
6546 { .id = 0x111d76c4, .name = "92HD89B2", .patch = patch_stac92hd73xx },
6547 { .id = 0x111d76c5, .name = "92HD89B1", .patch = patch_stac92hd73xx },
6548 { .id = 0x111d76c6, .name = "92HD89E3", .patch = patch_stac92hd73xx },
6549 { .id = 0x111d76c7, .name = "92HD89E2", .patch = patch_stac92hd73xx },
6550 { .id = 0x111d76c8, .name = "92HD89E1", .patch = patch_stac92hd73xx },
6551 { .id = 0x111d76c9, .name = "92HD89D3", .patch = patch_stac92hd73xx },
6552 { .id = 0x111d76ca, .name = "92HD89D2", .patch = patch_stac92hd73xx },
6553 { .id = 0x111d76cb, .name = "92HD89D1", .patch = patch_stac92hd73xx },
6554 { .id = 0x111d76cc, .name = "92HD89F3", .patch = patch_stac92hd73xx },
6555 { .id = 0x111d76cd, .name = "92HD89F2", .patch = patch_stac92hd73xx },
6556 { .id = 0x111d76ce, .name = "92HD89F1", .patch = patch_stac92hd73xx },
46724c2e 6557 { .id = 0x111d76df, .name = "92HD93BXX", .patch = patch_stac92hd83xxx},
ab5a6ebe 6558 { .id = 0x111d76e0, .name = "92HD91BXX", .patch = patch_stac92hd83xxx},
4dfb8a45
VK		 6559 { .id = 0x111d76e3, .name = "92HD98BXX", .patch = patch_stac92hd83xxx},
6560 { .id = 0x111d76e5, .name = "92HD99BXX", .patch = patch_stac92hd83xxx},
ab5a6ebe 6561 { .id = 0x111d76e7, .name = "92HD90BXX", .patch = patch_stac92hd83xxx},
ad5d8755
CC		 6562 { .id = 0x111d76e8, .name = "92HD66B1X5", .patch = patch_stac92hd83xxx},
6563 { .id = 0x111d76e9, .name = "92HD66B2X5", .patch = patch_stac92hd83xxx},
6564 { .id = 0x111d76ea, .name = "92HD66B3X5", .patch = patch_stac92hd83xxx},
6565 { .id = 0x111d76eb, .name = "92HD66C1X5", .patch = patch_stac92hd83xxx},
6566 { .id = 0x111d76ec, .name = "92HD66C2X5", .patch = patch_stac92hd83xxx},
6567 { .id = 0x111d76ed, .name = "92HD66C3X5", .patch = patch_stac92hd83xxx},
6568 { .id = 0x111d76ee, .name = "92HD66B1X3", .patch = patch_stac92hd83xxx},
6569 { .id = 0x111d76ef, .name = "92HD66B2X3", .patch = patch_stac92hd83xxx},
6570 { .id = 0x111d76f0, .name = "92HD66B3X3", .patch = patch_stac92hd83xxx},
6571 { .id = 0x111d76f1, .name = "92HD66C1X3", .patch = patch_stac92hd83xxx},
6572 { .id = 0x111d76f2, .name = "92HD66C2X3", .patch = patch_stac92hd83xxx},
6573 { .id = 0x111d76f3, .name = "92HD66C3/65", .patch = patch_stac92hd83xxx},
2f2f4251
M		 6574 {} /* terminator */
6575};
1289e9e8
TI		 6576
6577MODULE_ALIAS("snd-hda-codec-id:8384*");
6578MODULE_ALIAS("snd-hda-codec-id:111d*");
6579
6580MODULE_LICENSE("GPL");
6581MODULE_DESCRIPTION("IDT/Sigmatel HD-audio codec");
6582
6583static struct hda_codec_preset_list sigmatel_list = {
6584 .preset = snd_hda_preset_sigmatel,
6585 .owner = THIS_MODULE,
6586};
6587
6588static int __init patch_sigmatel_init(void)
6589{
6590 return snd_hda_add_codec_preset(&sigmatel_list);
6591}
6592
6593static void __exit patch_sigmatel_exit(void)
6594{
6595 snd_hda_delete_codec_preset(&sigmatel_list);
6596}
6597
6598module_init(patch_sigmatel_init)
6599module_exit(patch_sigmatel_exit)
Linux kernel - Deliverables
This page took 1.477474 seconds and 5 git commands to generate.