projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ASoC: tlv320aic3x: add AGC settings
[deliverable/linux.git] / sound / soc / codecs / tlv320aic3x.c
CommitLineData
44d0a879
VB		 1/*
2 * ALSA SoC TLV320AIC3X codec driver
3 *
d6b52039 4 * Author: Vladimir Barinov, <vbarinov@embeddedalley.com>
44d0a879
VB		 5 * Copyright: (C) 2007 MontaVista Software, Inc., <source@mvista.com>
6 *
7 * Based on sound/soc/codecs/wm8753.c by Liam Girdwood
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 * Notes:
14 * The AIC3X is a driver for a low power stereo audio
6184f105 15 * codecs aic31, aic32, aic33, aic3007.
44d0a879
VB		 16 *
17 * It supports full aic33 codec functionality.
6184f105
RC		 18 * The compatibility with aic32, aic31 and aic3007 is as follows:
19 * aic32/aic3007 | aic31
44d0a879
VB		 20 * ---------------------------------------
21 * MONO_LOUT -> N/A | MONO_LOUT -> N/A
22 * | IN1L -> LINE1L
23 * | IN1R -> LINE1R
24 * | IN2L -> LINE2L
25 * | IN2R -> LINE2R
26 * | MIC3L/R -> N/A
27 * truncated internal functionality in
28 * accordance with documentation
29 * ---------------------------------------
30 *
31 * Hence the machine layer should disable unsupported inputs/outputs by
a5302181 32 * snd_soc_dapm_disable_pin(codec, "MONO_LOUT"), etc.
44d0a879
VB		 33 */
34
35#include <linux/module.h>
36#include <linux/moduleparam.h>
37#include <linux/init.h>
38#include <linux/delay.h>
39#include <linux/pm.h>
40#include <linux/i2c.h>
5193d62f 41#include <linux/gpio.h>
07779fdd 42#include <linux/regulator/consumer.h>
5a0e3ad6 43#include <linux/slab.h>
44d0a879
VB		 44#include <sound/core.h>
45#include <sound/pcm.h>
46#include <sound/pcm_params.h>
47#include <sound/soc.h>
44d0a879 48#include <sound/initval.h>
7565fc38 49#include <sound/tlv.h>
5193d62f 50#include <sound/tlv320aic3x.h>
44d0a879
VB		 51
52#include "tlv320aic3x.h"
53
07779fdd
JN		 54#define AIC3X_NUM_SUPPLIES 4
55static const char *aic3x_supply_names[AIC3X_NUM_SUPPLIES] = {
56 "IOVDD", /* I/O Voltage */
57 "DVDD", /* Digital Core Voltage */
58 "AVDD", /* Analog DAC Voltage */
59 "DRVDD", /* ADC Analog and Output Driver Voltage */
60};
44d0a879 61
414c73ab
JN		 62static LIST_HEAD(reset_list);
63
5a895f8a
JN		 64struct aic3x_priv;
65
66struct aic3x_disable_nb {
67 struct notifier_block nb;
68 struct aic3x_priv *aic3x;
69};
70
44d0a879
VB		 71/* codec private data */
72struct aic3x_priv {
5a895f8a 73 struct snd_soc_codec *codec;
07779fdd 74 struct regulator_bulk_data supplies[AIC3X_NUM_SUPPLIES];
5a895f8a 75 struct aic3x_disable_nb disable_nb[AIC3X_NUM_SUPPLIES];
f0fba2ad
LG		 76 enum snd_soc_control_type control_type;
77 struct aic3x_setup_data *setup;
44d0a879 78 unsigned int sysclk;
414c73ab 79 struct list_head list;
44d0a879 80 int master;
5193d62f 81 int gpio_reset;
6c1a7d40 82 int power;
6184f105
RC		 83#define AIC3X_MODEL_3X 0
84#define AIC3X_MODEL_33 1
85#define AIC3X_MODEL_3007 2
86 u16 model;
44d0a879
VB		 87};
88
89/*
90 * AIC3X register cache
91 * We can't read the AIC3X register space when we are
92 * using 2 wire for device control, so we cache them instead.
93 * There is no point in caching the reset register
94 */
95static const u8 aic3x_reg[AIC3X_CACHEREGNUM] = {
96 0x00, 0x00, 0x00, 0x10, /* 0 */
97 0x04, 0x00, 0x00, 0x00, /* 4 */
98 0x00, 0x00, 0x00, 0x01, /* 8 */
99 0x00, 0x00, 0x00, 0x80, /* 12 */
100 0x80, 0xff, 0xff, 0x78, /* 16 */
101 0x78, 0x78, 0x78, 0x78, /* 20 */
102 0x78, 0x00, 0x00, 0xfe, /* 24 */
103 0x00, 0x00, 0xfe, 0x00, /* 28 */
104 0x18, 0x18, 0x00, 0x00, /* 32 */
105 0x00, 0x00, 0x00, 0x00, /* 36 */
106 0x00, 0x00, 0x00, 0x80, /* 40 */
107 0x80, 0x00, 0x00, 0x00, /* 44 */
108 0x00, 0x00, 0x00, 0x04, /* 48 */
109 0x00, 0x00, 0x00, 0x00, /* 52 */
110 0x00, 0x00, 0x04, 0x00, /* 56 */
111 0x00, 0x00, 0x00, 0x00, /* 60 */
112 0x00, 0x04, 0x00, 0x00, /* 64 */
113 0x00, 0x00, 0x00, 0x00, /* 68 */
114 0x04, 0x00, 0x00, 0x00, /* 72 */
115 0x00, 0x00, 0x00, 0x00, /* 76 */
116 0x00, 0x00, 0x00, 0x00, /* 80 */
117 0x00, 0x00, 0x00, 0x00, /* 84 */
118 0x00, 0x00, 0x00, 0x00, /* 88 */
119 0x00, 0x00, 0x00, 0x00, /* 92 */
120 0x00, 0x00, 0x00, 0x00, /* 96 */
c9e8e8d2
JP		 121 0x00, 0x00, 0x02, 0x00, /* 100 */
122 0x00, 0x00, 0x00, 0x00, /* 104 */
123 0x00, 0x00, /* 108 */
44d0a879
VB		 124};
125
44d0a879
VB		 126#define SOC_DAPM_SINGLE_AIC3X(xname, reg, shift, mask, invert) \
127{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
128 .info = snd_soc_info_volsw, \
129 .get = snd_soc_dapm_get_volsw, .put = snd_soc_dapm_put_volsw_aic3x, \
130 .private_value = SOC_SINGLE_VALUE(reg, shift, mask, invert) }
131
132/*
133 * All input lines are connected when !0xf and disconnected with 0xf bit field,
134 * so we have to use specific dapm_put call for input mixer
135 */
136static int snd_soc_dapm_put_volsw_aic3x(struct snd_kcontrol *kcontrol,
137 struct snd_ctl_elem_value *ucontrol)
138{
9d03545d
JN		 139 struct snd_soc_dapm_widget_list *wlist = snd_kcontrol_chip(kcontrol);
140 struct snd_soc_dapm_widget *widget = wlist->widgets[0];
4453dba5
EN		 141 struct soc_mixer_control *mc =
142 (struct soc_mixer_control *)kcontrol->private_value;
143 unsigned int reg = mc->reg;
144 unsigned int shift = mc->shift;
145 int max = mc->max;
146 unsigned int mask = (1 << fls(max)) - 1;
147 unsigned int invert = mc->invert;
44d0a879
VB		 148 unsigned short val, val_mask;
149 int ret;
150 struct snd_soc_dapm_path *path;
151 int found = 0;
152
153 val = (ucontrol->value.integer.value[0] & mask);
154
155 mask = 0xf;
156 if (val)
157 val = mask;
158
159 if (invert)
160 val = mask - val;
161 val_mask = mask << shift;
162 val = val << shift;
163
164 mutex_lock(&widget->codec->mutex);
165
166 if (snd_soc_test_bits(widget->codec, reg, val_mask, val)) {
167 /* find dapm widget path assoc with kcontrol */
8ddab3f5 168 list_for_each_entry(path, &widget->dapm->card->paths, list) {
44d0a879
VB		 169 if (path->kcontrol != kcontrol)
170 continue;
171
172 /* found, now check type */
173 found = 1;
174 if (val)
175 /* new connection */
176 path->connect = invert ? 0 : 1;
177 else
178 /* old connection must be powered down */
179 path->connect = invert ? 1 : 0;
25c77c5f
MB		 180
181 dapm_mark_dirty(path->source, "tlv320aic3x source");
182 dapm_mark_dirty(path->sink, "tlv320aic3x sink");
183
44d0a879
VB		 184 break;
185 }
186
187 if (found)
ce6120cc 188 snd_soc_dapm_sync(widget->dapm);
44d0a879
VB		 189 }
190
191 ret = snd_soc_update_bits(widget->codec, reg, val_mask, val);
192
193 mutex_unlock(&widget->codec->mutex);
194 return ret;
195}
196
197static const char *aic3x_left_dac_mux[] = { "DAC_L1", "DAC_L3", "DAC_L2" };
198static const char *aic3x_right_dac_mux[] = { "DAC_R1", "DAC_R3", "DAC_R2" };
199static const char *aic3x_left_hpcom_mux[] =
200 { "differential of HPLOUT", "constant VCM", "single-ended" };
201static const char *aic3x_right_hpcom_mux[] =
202 { "differential of HPROUT", "constant VCM", "single-ended",
203 "differential of HPLCOM", "external feedback" };
204static const char *aic3x_linein_mode_mux[] = { "single-ended", "differential" };
4d20f70a
JN		 205static const char *aic3x_adc_hpf[] =
206 { "Disabled", "0.0045xFs", "0.0125xFs", "0.025xFs" };
44d0a879
VB		 207
208#define LDAC_ENUM 0
209#define RDAC_ENUM 1
210#define LHPCOM_ENUM 2
211#define RHPCOM_ENUM 3
404b5665
JN		 212#define LINE1L_2_L_ENUM 4
213#define LINE1L_2_R_ENUM 5
214#define LINE1R_2_L_ENUM 6
215#define LINE1R_2_R_ENUM 7
216#define LINE2L_ENUM 8
217#define LINE2R_ENUM 9
218#define ADC_HPF_ENUM 10
44d0a879
VB		 219
220static const struct soc_enum aic3x_enum[] = {
221 SOC_ENUM_SINGLE(DAC_LINE_MUX, 6, 3, aic3x_left_dac_mux),
222 SOC_ENUM_SINGLE(DAC_LINE_MUX, 4, 3, aic3x_right_dac_mux),
223 SOC_ENUM_SINGLE(HPLCOM_CFG, 4, 3, aic3x_left_hpcom_mux),
224 SOC_ENUM_SINGLE(HPRCOM_CFG, 3, 5, aic3x_right_hpcom_mux),
225 SOC_ENUM_SINGLE(LINE1L_2_LADC_CTRL, 7, 2, aic3x_linein_mode_mux),
404b5665
JN		 226 SOC_ENUM_SINGLE(LINE1L_2_RADC_CTRL, 7, 2, aic3x_linein_mode_mux),
227 SOC_ENUM_SINGLE(LINE1R_2_LADC_CTRL, 7, 2, aic3x_linein_mode_mux),
44d0a879
VB		 228 SOC_ENUM_SINGLE(LINE1R_2_RADC_CTRL, 7, 2, aic3x_linein_mode_mux),
229 SOC_ENUM_SINGLE(LINE2L_2_LADC_CTRL, 7, 2, aic3x_linein_mode_mux),
230 SOC_ENUM_SINGLE(LINE2R_2_RADC_CTRL, 7, 2, aic3x_linein_mode_mux),
4d20f70a 231 SOC_ENUM_DOUBLE(AIC3X_CODEC_DFILT_CTRL, 6, 4, 4, aic3x_adc_hpf),
44d0a879
VB		 232};
233
bb1daa80
JP		 234static const char *aic3x_agc_level[] =
235 { "-5.5dB", "-8dB", "-10dB", "-12dB", "-14dB", "-17dB", "-20dB", "-24dB" };
236static const struct soc_enum aic3x_agc_level_enum[] = {
237 SOC_ENUM_SINGLE(LAGC_CTRL_A, 4, 8, aic3x_agc_level),
238 SOC_ENUM_SINGLE(RAGC_CTRL_A, 4, 8, aic3x_agc_level),
239};
240
241static const char *aic3x_agc_attack[] = { "8ms", "11ms", "16ms", "20ms" };
242static const struct soc_enum aic3x_agc_attack_enum[] = {
243 SOC_ENUM_SINGLE(LAGC_CTRL_A, 2, 4, aic3x_agc_attack),
244 SOC_ENUM_SINGLE(RAGC_CTRL_A, 2, 4, aic3x_agc_attack),
245};
246
247static const char *aic3x_agc_decay[] = { "100ms", "200ms", "400ms", "500ms" };
248static const struct soc_enum aic3x_agc_decay_enum[] = {
249 SOC_ENUM_SINGLE(LAGC_CTRL_A, 0, 4, aic3x_agc_decay),
250 SOC_ENUM_SINGLE(RAGC_CTRL_A, 0, 4, aic3x_agc_decay),
251};
252
7565fc38
JN		 253/*
254 * DAC digital volumes. From -63.5 to 0 dB in 0.5 dB steps
255 */
256static DECLARE_TLV_DB_SCALE(dac_tlv, -6350, 50, 0);
257/* ADC PGA gain volumes. From 0 to 59.5 dB in 0.5 dB steps */
258static DECLARE_TLV_DB_SCALE(adc_tlv, 0, 50, 0);
259/*
260 * Output stage volumes. From -78.3 to 0 dB. Muted below -78.3 dB.
261 * Step size is approximately 0.5 dB over most of the scale but increasing
262 * near the very low levels.
263 * Define dB scale so that it is mostly correct for range about -55 to 0 dB
264 * but having increasing dB difference below that (and where it doesn't count
265 * so much). This setting shows -50 dB (actual is -50.3 dB) for register
266 * value 100 and -58.5 dB (actual is -78.3 dB) for register value 117.
267 */
268static DECLARE_TLV_DB_SCALE(output_stage_tlv, -5900, 50, 1);
269
44d0a879
VB		 270static const struct snd_kcontrol_new aic3x_snd_controls[] = {
271 /* Output */
7565fc38
JN		 272 SOC_DOUBLE_R_TLV("PCM Playback Volume",
273 LDAC_VOL, RDAC_VOL, 0, 0x7f, 1, dac_tlv),
44d0a879 274
098b1718
JN		 275 /*
276 * Output controls that map to output mixer switches. Note these are
277 * only for swapped L-to-R and R-to-L routes. See below stereo controls
278 * for direct L-to-L and R-to-R routes.
279 */
280 SOC_SINGLE_TLV("Left Line Mixer Line2R Bypass Volume",
281 LINE2R_2_LLOPM_VOL, 0, 118, 1, output_stage_tlv),
282 SOC_SINGLE_TLV("Left Line Mixer PGAR Bypass Volume",
283 PGAR_2_LLOPM_VOL, 0, 118, 1, output_stage_tlv),
284 SOC_SINGLE_TLV("Left Line Mixer DACR1 Playback Volume",
285 DACR1_2_LLOPM_VOL, 0, 118, 1, output_stage_tlv),
286
287 SOC_SINGLE_TLV("Right Line Mixer Line2L Bypass Volume",
288 LINE2L_2_RLOPM_VOL, 0, 118, 1, output_stage_tlv),
289 SOC_SINGLE_TLV("Right Line Mixer PGAL Bypass Volume",
290 PGAL_2_RLOPM_VOL, 0, 118, 1, output_stage_tlv),
291 SOC_SINGLE_TLV("Right Line Mixer DACL1 Playback Volume",
292 DACL1_2_RLOPM_VOL, 0, 118, 1, output_stage_tlv),
293
294 SOC_SINGLE_TLV("Left HP Mixer Line2R Bypass Volume",
295 LINE2R_2_HPLOUT_VOL, 0, 118, 1, output_stage_tlv),
296 SOC_SINGLE_TLV("Left HP Mixer PGAR Bypass Volume",
297 PGAR_2_HPLOUT_VOL, 0, 118, 1, output_stage_tlv),
298 SOC_SINGLE_TLV("Left HP Mixer DACR1 Playback Volume",
299 DACR1_2_HPLOUT_VOL, 0, 118, 1, output_stage_tlv),
300
301 SOC_SINGLE_TLV("Right HP Mixer Line2L Bypass Volume",
302 LINE2L_2_HPROUT_VOL, 0, 118, 1, output_stage_tlv),
303 SOC_SINGLE_TLV("Right HP Mixer PGAL Bypass Volume",
304 PGAL_2_HPROUT_VOL, 0, 118, 1, output_stage_tlv),
305 SOC_SINGLE_TLV("Right HP Mixer DACL1 Playback Volume",
306 DACL1_2_HPROUT_VOL, 0, 118, 1, output_stage_tlv),
307
308 SOC_SINGLE_TLV("Left HPCOM Mixer Line2R Bypass Volume",
309 LINE2R_2_HPLCOM_VOL, 0, 118, 1, output_stage_tlv),
310 SOC_SINGLE_TLV("Left HPCOM Mixer PGAR Bypass Volume",
311 PGAR_2_HPLCOM_VOL, 0, 118, 1, output_stage_tlv),
312 SOC_SINGLE_TLV("Left HPCOM Mixer DACR1 Playback Volume",
313 DACR1_2_HPLCOM_VOL, 0, 118, 1, output_stage_tlv),
314
315 SOC_SINGLE_TLV("Right HPCOM Mixer Line2L Bypass Volume",
316 LINE2L_2_HPRCOM_VOL, 0, 118, 1, output_stage_tlv),
317 SOC_SINGLE_TLV("Right HPCOM Mixer PGAL Bypass Volume",
318 PGAL_2_HPRCOM_VOL, 0, 118, 1, output_stage_tlv),
319 SOC_SINGLE_TLV("Right HPCOM Mixer DACL1 Playback Volume",
320 DACL1_2_HPRCOM_VOL, 0, 118, 1, output_stage_tlv),
321
322 /* Stereo output controls for direct L-to-L and R-to-R routes */
323 SOC_DOUBLE_R_TLV("Line Line2 Bypass Volume",
324 LINE2L_2_LLOPM_VOL, LINE2R_2_RLOPM_VOL,
325 0, 118, 1, output_stage_tlv),
326 SOC_DOUBLE_R_TLV("Line PGA Bypass Volume",
327 PGAL_2_LLOPM_VOL, PGAR_2_RLOPM_VOL,
328 0, 118, 1, output_stage_tlv),
7565fc38
JN		 329 SOC_DOUBLE_R_TLV("Line DAC Playback Volume",
330 DACL1_2_LLOPM_VOL, DACR1_2_RLOPM_VOL,
331 0, 118, 1, output_stage_tlv),
098b1718
JN		 332
333 SOC_DOUBLE_R_TLV("Mono Line2 Bypass Volume",
334 LINE2L_2_MONOLOPM_VOL, LINE2R_2_MONOLOPM_VOL,
7565fc38 335 0, 118, 1, output_stage_tlv),
098b1718
JN		 336 SOC_DOUBLE_R_TLV("Mono PGA Bypass Volume",
337 PGAL_2_MONOLOPM_VOL, PGAR_2_MONOLOPM_VOL,
7565fc38 338 0, 118, 1, output_stage_tlv),
7565fc38
JN		 339 SOC_DOUBLE_R_TLV("Mono DAC Playback Volume",
340 DACL1_2_MONOLOPM_VOL, DACR1_2_MONOLOPM_VOL,
341 0, 118, 1, output_stage_tlv),
098b1718
JN		 342
343 SOC_DOUBLE_R_TLV("HP Line2 Bypass Volume",
344 LINE2L_2_HPLOUT_VOL, LINE2R_2_HPROUT_VOL,
7565fc38 345 0, 118, 1, output_stage_tlv),
098b1718
JN		 346 SOC_DOUBLE_R_TLV("HP PGA Bypass Volume",
347 PGAL_2_HPLOUT_VOL, PGAR_2_HPROUT_VOL,
7565fc38 348 0, 118, 1, output_stage_tlv),
7565fc38
JN		 349 SOC_DOUBLE_R_TLV("HP DAC Playback Volume",
350 DACL1_2_HPLOUT_VOL, DACR1_2_HPROUT_VOL,
351 0, 118, 1, output_stage_tlv),
098b1718
JN		 352
353 SOC_DOUBLE_R_TLV("HPCOM Line2 Bypass Volume",
354 LINE2L_2_HPLCOM_VOL, LINE2R_2_HPRCOM_VOL,
7565fc38 355 0, 118, 1, output_stage_tlv),
098b1718
JN		 356 SOC_DOUBLE_R_TLV("HPCOM PGA Bypass Volume",
357 PGAL_2_HPLCOM_VOL, PGAR_2_HPRCOM_VOL,
7565fc38 358 0, 118, 1, output_stage_tlv),
7565fc38
JN		 359 SOC_DOUBLE_R_TLV("HPCOM DAC Playback Volume",
360 DACL1_2_HPLCOM_VOL, DACR1_2_HPRCOM_VOL,
361 0, 118, 1, output_stage_tlv),
098b1718
JN		 362
363 /* Output pin mute controls */
364 SOC_DOUBLE_R("Line Playback Switch", LLOPM_CTRL, RLOPM_CTRL, 3,
365 0x01, 0),
366 SOC_SINGLE("Mono Playback Switch", MONOLOPM_CTRL, 3, 0x01, 0),
367 SOC_DOUBLE_R("HP Playback Switch", HPLOUT_CTRL, HPROUT_CTRL, 3,
368 0x01, 0),
f9bc0297 369 SOC_DOUBLE_R("HPCOM Playback Switch", HPLCOM_CTRL, HPRCOM_CTRL, 3,
44d0a879 370 0x01, 0),
44d0a879
VB		 371
372 /*
373 * Note: enable Automatic input Gain Controller with care. It can
374 * adjust PGA to max value when ADC is on and will never go back.
375 */
376 SOC_DOUBLE_R("AGC Switch", LAGC_CTRL_A, RAGC_CTRL_A, 7, 0x01, 0),
bb1daa80
JP		 377 SOC_ENUM("Left AGC Target level", aic3x_agc_level_enum[0]),
378 SOC_ENUM("Right AGC Target level", aic3x_agc_level_enum[1]),
379 SOC_ENUM("Left AGC Attack time", aic3x_agc_attack_enum[0]),
380 SOC_ENUM("Right AGC Attack time", aic3x_agc_attack_enum[1]),
381 SOC_ENUM("Left AGC Decay time", aic3x_agc_decay_enum[0]),
382 SOC_ENUM("Right AGC Decay time", aic3x_agc_decay_enum[1]),
44d0a879 383
77444191
JP		 384 /* De-emphasis */
385 SOC_DOUBLE("De-emphasis Switch", AIC3X_CODEC_DFILT_CTRL, 2, 0, 0x01, 0),
386
44d0a879 387 /* Input */
7565fc38
JN		 388 SOC_DOUBLE_R_TLV("PGA Capture Volume", LADC_VOL, RADC_VOL,
389 0, 119, 0, adc_tlv),
44d0a879 390 SOC_DOUBLE_R("PGA Capture Switch", LADC_VOL, RADC_VOL, 7, 0x01, 1),
4d20f70a
JN		 391
392 SOC_ENUM("ADC HPF Cut-off", aic3x_enum[ADC_HPF_ENUM]),
44d0a879
VB		 393};
394
6184f105
RC		 395/*
396 * Class-D amplifier gain. From 0 to 18 dB in 6 dB steps
397 */
398static DECLARE_TLV_DB_SCALE(classd_amp_tlv, 0, 600, 0);
399
400static const struct snd_kcontrol_new aic3x_classd_amp_gain_ctrl =
14a95fe8 401 SOC_DOUBLE_TLV("Class-D Playback Volume", CLASSD_CTRL, 6, 4, 3, 0, classd_amp_tlv);
6184f105 402
44d0a879
VB		 403/* Left DAC Mux */
404static const struct snd_kcontrol_new aic3x_left_dac_mux_controls =
405SOC_DAPM_ENUM("Route", aic3x_enum[LDAC_ENUM]);
406
407/* Right DAC Mux */
408static const struct snd_kcontrol_new aic3x_right_dac_mux_controls =
409SOC_DAPM_ENUM("Route", aic3x_enum[RDAC_ENUM]);
410
411/* Left HPCOM Mux */
412static const struct snd_kcontrol_new aic3x_left_hpcom_mux_controls =
413SOC_DAPM_ENUM("Route", aic3x_enum[LHPCOM_ENUM]);
414
415/* Right HPCOM Mux */
416static const struct snd_kcontrol_new aic3x_right_hpcom_mux_controls =
417SOC_DAPM_ENUM("Route", aic3x_enum[RHPCOM_ENUM]);
418
c3b79e05
JN		 419/* Left Line Mixer */
420static const struct snd_kcontrol_new aic3x_left_line_mixer_controls[] = {
421 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_LLOPM_VOL, 7, 1, 0),
422 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_LLOPM_VOL, 7, 1, 0),
423 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_LLOPM_VOL, 7, 1, 0),
424 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_LLOPM_VOL, 7, 1, 0),
425 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_LLOPM_VOL, 7, 1, 0),
426 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_LLOPM_VOL, 7, 1, 0),
44d0a879
VB		 427};
428
c3b79e05
JN		 429/* Right Line Mixer */
430static const struct snd_kcontrol_new aic3x_right_line_mixer_controls[] = {
431 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_RLOPM_VOL, 7, 1, 0),
432 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_RLOPM_VOL, 7, 1, 0),
433 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_RLOPM_VOL, 7, 1, 0),
434 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_RLOPM_VOL, 7, 1, 0),
435 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_RLOPM_VOL, 7, 1, 0),
436 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_RLOPM_VOL, 7, 1, 0),
437};
438
439/* Mono Mixer */
440static const struct snd_kcontrol_new aic3x_mono_mixer_controls[] = {
441 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_MONOLOPM_VOL, 7, 1, 0),
442 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_MONOLOPM_VOL, 7, 1, 0),
443 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_MONOLOPM_VOL, 7, 1, 0),
444 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_MONOLOPM_VOL, 7, 1, 0),
445 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_MONOLOPM_VOL, 7, 1, 0),
446 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_MONOLOPM_VOL, 7, 1, 0),
447};
448
449/* Left HP Mixer */
450static const struct snd_kcontrol_new aic3x_left_hp_mixer_controls[] = {
451 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_HPLOUT_VOL, 7, 1, 0),
452 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_HPLOUT_VOL, 7, 1, 0),
453 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_HPLOUT_VOL, 7, 1, 0),
454 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_HPLOUT_VOL, 7, 1, 0),
455 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_HPLOUT_VOL, 7, 1, 0),
456 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_HPLOUT_VOL, 7, 1, 0),
457};
458
459/* Right HP Mixer */
460static const struct snd_kcontrol_new aic3x_right_hp_mixer_controls[] = {
461 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_HPROUT_VOL, 7, 1, 0),
462 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_HPROUT_VOL, 7, 1, 0),
463 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_HPROUT_VOL, 7, 1, 0),
464 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_HPROUT_VOL, 7, 1, 0),
465 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_HPROUT_VOL, 7, 1, 0),
466 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_HPROUT_VOL, 7, 1, 0),
467};
468
469/* Left HPCOM Mixer */
470static const struct snd_kcontrol_new aic3x_left_hpcom_mixer_controls[] = {
471 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_HPLCOM_VOL, 7, 1, 0),
472 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_HPLCOM_VOL, 7, 1, 0),
473 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_HPLCOM_VOL, 7, 1, 0),
474 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_HPLCOM_VOL, 7, 1, 0),
475 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_HPLCOM_VOL, 7, 1, 0),
476 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_HPLCOM_VOL, 7, 1, 0),
477};
478
479/* Right HPCOM Mixer */
480static const struct snd_kcontrol_new aic3x_right_hpcom_mixer_controls[] = {
481 SOC_DAPM_SINGLE("Line2L Bypass Switch", LINE2L_2_HPRCOM_VOL, 7, 1, 0),
482 SOC_DAPM_SINGLE("PGAL Bypass Switch", PGAL_2_HPRCOM_VOL, 7, 1, 0),
483 SOC_DAPM_SINGLE("DACL1 Switch", DACL1_2_HPRCOM_VOL, 7, 1, 0),
484 SOC_DAPM_SINGLE("Line2R Bypass Switch", LINE2R_2_HPRCOM_VOL, 7, 1, 0),
485 SOC_DAPM_SINGLE("PGAR Bypass Switch", PGAR_2_HPRCOM_VOL, 7, 1, 0),
486 SOC_DAPM_SINGLE("DACR1 Switch", DACR1_2_HPRCOM_VOL, 7, 1, 0),
44d0a879
VB		 487};
488
489/* Left PGA Mixer */
490static const struct snd_kcontrol_new aic3x_left_pga_mixer_controls[] = {
491 SOC_DAPM_SINGLE_AIC3X("Line1L Switch", LINE1L_2_LADC_CTRL, 3, 1, 1),
54f01916 492 SOC_DAPM_SINGLE_AIC3X("Line1R Switch", LINE1R_2_LADC_CTRL, 3, 1, 1),
44d0a879
VB		 493 SOC_DAPM_SINGLE_AIC3X("Line2L Switch", LINE2L_2_LADC_CTRL, 3, 1, 1),
494 SOC_DAPM_SINGLE_AIC3X("Mic3L Switch", MIC3LR_2_LADC_CTRL, 4, 1, 1),
54f01916 495 SOC_DAPM_SINGLE_AIC3X("Mic3R Switch", MIC3LR_2_LADC_CTRL, 0, 1, 1),
44d0a879
VB		 496};
497
498/* Right PGA Mixer */
499static const struct snd_kcontrol_new aic3x_right_pga_mixer_controls[] = {
500 SOC_DAPM_SINGLE_AIC3X("Line1R Switch", LINE1R_2_RADC_CTRL, 3, 1, 1),
54f01916 501 SOC_DAPM_SINGLE_AIC3X("Line1L Switch", LINE1L_2_RADC_CTRL, 3, 1, 1),
44d0a879 502 SOC_DAPM_SINGLE_AIC3X("Line2R Switch", LINE2R_2_RADC_CTRL, 3, 1, 1),
54f01916 503 SOC_DAPM_SINGLE_AIC3X("Mic3L Switch", MIC3LR_2_RADC_CTRL, 4, 1, 1),
44d0a879
VB		 504 SOC_DAPM_SINGLE_AIC3X("Mic3R Switch", MIC3LR_2_RADC_CTRL, 0, 1, 1),
505};
506
507/* Left Line1 Mux */
404b5665
JN		 508static const struct snd_kcontrol_new aic3x_left_line1l_mux_controls =
509SOC_DAPM_ENUM("Route", aic3x_enum[LINE1L_2_L_ENUM]);
510static const struct snd_kcontrol_new aic3x_right_line1l_mux_controls =
511SOC_DAPM_ENUM("Route", aic3x_enum[LINE1L_2_R_ENUM]);
44d0a879
VB		 512
513/* Right Line1 Mux */
404b5665
JN		 514static const struct snd_kcontrol_new aic3x_right_line1r_mux_controls =
515SOC_DAPM_ENUM("Route", aic3x_enum[LINE1R_2_R_ENUM]);
516static const struct snd_kcontrol_new aic3x_left_line1r_mux_controls =
517SOC_DAPM_ENUM("Route", aic3x_enum[LINE1R_2_L_ENUM]);
44d0a879
VB		 518
519/* Left Line2 Mux */
520static const struct snd_kcontrol_new aic3x_left_line2_mux_controls =
521SOC_DAPM_ENUM("Route", aic3x_enum[LINE2L_ENUM]);
522
523/* Right Line2 Mux */
524static const struct snd_kcontrol_new aic3x_right_line2_mux_controls =
525SOC_DAPM_ENUM("Route", aic3x_enum[LINE2R_ENUM]);
526
44d0a879
VB		 527static const struct snd_soc_dapm_widget aic3x_dapm_widgets[] = {
528 /* Left DAC to Left Outputs */
529 SND_SOC_DAPM_DAC("Left DAC", "Left Playback", DAC_PWR, 7, 0),
530 SND_SOC_DAPM_MUX("Left DAC Mux", SND_SOC_NOPM, 0, 0,
531 &aic3x_left_dac_mux_controls),
44d0a879
VB		 532 SND_SOC_DAPM_MUX("Left HPCOM Mux", SND_SOC_NOPM, 0, 0,
533 &aic3x_left_hpcom_mux_controls),
534 SND_SOC_DAPM_PGA("Left Line Out", LLOPM_CTRL, 0, 0, NULL, 0),
535 SND_SOC_DAPM_PGA("Left HP Out", HPLOUT_CTRL, 0, 0, NULL, 0),
536 SND_SOC_DAPM_PGA("Left HP Com", HPLCOM_CTRL, 0, 0, NULL, 0),
537
538 /* Right DAC to Right Outputs */
539 SND_SOC_DAPM_DAC("Right DAC", "Right Playback", DAC_PWR, 6, 0),
540 SND_SOC_DAPM_MUX("Right DAC Mux", SND_SOC_NOPM, 0, 0,
541 &aic3x_right_dac_mux_controls),
44d0a879
VB		 542 SND_SOC_DAPM_MUX("Right HPCOM Mux", SND_SOC_NOPM, 0, 0,
543 &aic3x_right_hpcom_mux_controls),
544 SND_SOC_DAPM_PGA("Right Line Out", RLOPM_CTRL, 0, 0, NULL, 0),
545 SND_SOC_DAPM_PGA("Right HP Out", HPROUT_CTRL, 0, 0, NULL, 0),
546 SND_SOC_DAPM_PGA("Right HP Com", HPRCOM_CTRL, 0, 0, NULL, 0),
547
548 /* Mono Output */
549 SND_SOC_DAPM_PGA("Mono Out", MONOLOPM_CTRL, 0, 0, NULL, 0),
550
54f01916 551 /* Inputs to Left ADC */
44d0a879
VB		 552 SND_SOC_DAPM_ADC("Left ADC", "Left Capture", LINE1L_2_LADC_CTRL, 2, 0),
553 SND_SOC_DAPM_MIXER("Left PGA Mixer", SND_SOC_NOPM, 0, 0,
554 &aic3x_left_pga_mixer_controls[0],
555 ARRAY_SIZE(aic3x_left_pga_mixer_controls)),
556 SND_SOC_DAPM_MUX("Left Line1L Mux", SND_SOC_NOPM, 0, 0,
404b5665 557 &aic3x_left_line1l_mux_controls),
54f01916 558 SND_SOC_DAPM_MUX("Left Line1R Mux", SND_SOC_NOPM, 0, 0,
404b5665 559 &aic3x_left_line1r_mux_controls),
44d0a879
VB		 560 SND_SOC_DAPM_MUX("Left Line2L Mux", SND_SOC_NOPM, 0, 0,
561 &aic3x_left_line2_mux_controls),
562
54f01916 563 /* Inputs to Right ADC */
44d0a879
VB		 564 SND_SOC_DAPM_ADC("Right ADC", "Right Capture",
565 LINE1R_2_RADC_CTRL, 2, 0),
566 SND_SOC_DAPM_MIXER("Right PGA Mixer", SND_SOC_NOPM, 0, 0,
567 &aic3x_right_pga_mixer_controls[0],
568 ARRAY_SIZE(aic3x_right_pga_mixer_controls)),
54f01916 569 SND_SOC_DAPM_MUX("Right Line1L Mux", SND_SOC_NOPM, 0, 0,
404b5665 570 &aic3x_right_line1l_mux_controls),
44d0a879 571 SND_SOC_DAPM_MUX("Right Line1R Mux", SND_SOC_NOPM, 0, 0,
404b5665 572 &aic3x_right_line1r_mux_controls),
44d0a879
VB		 573 SND_SOC_DAPM_MUX("Right Line2R Mux", SND_SOC_NOPM, 0, 0,
574 &aic3x_right_line2_mux_controls),
575
ee15ffdb
JN		 576 /*
577 * Not a real mic bias widget but similar function. This is for dynamic
578 * control of GPIO1 digital mic modulator clock output function when
579 * using digital mic.
580 */
581 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "GPIO1 dmic modclk",
582 AIC3X_GPIO1_REG, 4, 0xf,
583 AIC3X_GPIO1_FUNC_DIGITAL_MIC_MODCLK,
584 AIC3X_GPIO1_FUNC_DISABLED),
585
586 /*
587 * Also similar function like mic bias. Selects digital mic with
588 * configurable oversampling rate instead of ADC converter.
589 */
590 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "DMic Rate 128",
591 AIC3X_ASD_INTF_CTRLA, 0, 3, 1, 0),
592 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "DMic Rate 64",
593 AIC3X_ASD_INTF_CTRLA, 0, 3, 2, 0),
594 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "DMic Rate 32",
595 AIC3X_ASD_INTF_CTRLA, 0, 3, 3, 0),
596
44d0a879 597 /* Mic Bias */
0bd72a3d
JN		 598 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "Mic Bias 2V",
599 MICBIAS_CTRL, 6, 3, 1, 0),
600 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "Mic Bias 2.5V",
601 MICBIAS_CTRL, 6, 3, 2, 0),
602 SND_SOC_DAPM_REG(snd_soc_dapm_micbias, "Mic Bias AVDD",
603 MICBIAS_CTRL, 6, 3, 3, 0),
44d0a879 604
c3b79e05
JN		 605 /* Output mixers */
606 SND_SOC_DAPM_MIXER("Left Line Mixer", SND_SOC_NOPM, 0, 0,
607 &aic3x_left_line_mixer_controls[0],
608 ARRAY_SIZE(aic3x_left_line_mixer_controls)),
609 SND_SOC_DAPM_MIXER("Right Line Mixer", SND_SOC_NOPM, 0, 0,
610 &aic3x_right_line_mixer_controls[0],
611 ARRAY_SIZE(aic3x_right_line_mixer_controls)),
612 SND_SOC_DAPM_MIXER("Mono Mixer", SND_SOC_NOPM, 0, 0,
613 &aic3x_mono_mixer_controls[0],
614 ARRAY_SIZE(aic3x_mono_mixer_controls)),
615 SND_SOC_DAPM_MIXER("Left HP Mixer", SND_SOC_NOPM, 0, 0,
616 &aic3x_left_hp_mixer_controls[0],
617 ARRAY_SIZE(aic3x_left_hp_mixer_controls)),
618 SND_SOC_DAPM_MIXER("Right HP Mixer", SND_SOC_NOPM, 0, 0,
619 &aic3x_right_hp_mixer_controls[0],
620 ARRAY_SIZE(aic3x_right_hp_mixer_controls)),
621 SND_SOC_DAPM_MIXER("Left HPCOM Mixer", SND_SOC_NOPM, 0, 0,
622 &aic3x_left_hpcom_mixer_controls[0],
623 ARRAY_SIZE(aic3x_left_hpcom_mixer_controls)),
624 SND_SOC_DAPM_MIXER("Right HPCOM Mixer", SND_SOC_NOPM, 0, 0,
625 &aic3x_right_hpcom_mixer_controls[0],
626 ARRAY_SIZE(aic3x_right_hpcom_mixer_controls)),
44d0a879
VB		 627
628 SND_SOC_DAPM_OUTPUT("LLOUT"),
629 SND_SOC_DAPM_OUTPUT("RLOUT"),
630 SND_SOC_DAPM_OUTPUT("MONO_LOUT"),
631 SND_SOC_DAPM_OUTPUT("HPLOUT"),
632 SND_SOC_DAPM_OUTPUT("HPROUT"),
633 SND_SOC_DAPM_OUTPUT("HPLCOM"),
634 SND_SOC_DAPM_OUTPUT("HPRCOM"),
635
636 SND_SOC_DAPM_INPUT("MIC3L"),
637 SND_SOC_DAPM_INPUT("MIC3R"),
638 SND_SOC_DAPM_INPUT("LINE1L"),
639 SND_SOC_DAPM_INPUT("LINE1R"),
640 SND_SOC_DAPM_INPUT("LINE2L"),
641 SND_SOC_DAPM_INPUT("LINE2R"),
19f7ac50
JN		 642
643 /*
644 * Virtual output pin to detection block inside codec. This can be
645 * used to keep codec bias on if gpio or detection features are needed.
646 * Force pin on or construct a path with an input jack and mic bias
647 * widgets.
648 */
649 SND_SOC_DAPM_OUTPUT("Detection"),
44d0a879
VB		 650};
651
6184f105
RC		 652static const struct snd_soc_dapm_widget aic3007_dapm_widgets[] = {
653 /* Class-D outputs */
654 SND_SOC_DAPM_PGA("Left Class-D Out", CLASSD_CTRL, 3, 0, NULL, 0),
655 SND_SOC_DAPM_PGA("Right Class-D Out", CLASSD_CTRL, 2, 0, NULL, 0),
656
657 SND_SOC_DAPM_OUTPUT("SPOP"),
658 SND_SOC_DAPM_OUTPUT("SPOM"),
659};
660
d0cc0d3a 661static const struct snd_soc_dapm_route intercon[] = {
44d0a879
VB		 662 /* Left Input */
663 {"Left Line1L Mux", "single-ended", "LINE1L"},
664 {"Left Line1L Mux", "differential", "LINE1L"},
665
666 {"Left Line2L Mux", "single-ended", "LINE2L"},
667 {"Left Line2L Mux", "differential", "LINE2L"},
668
669 {"Left PGA Mixer", "Line1L Switch", "Left Line1L Mux"},
54f01916 670 {"Left PGA Mixer", "Line1R Switch", "Left Line1R Mux"},
44d0a879
VB		 671 {"Left PGA Mixer", "Line2L Switch", "Left Line2L Mux"},
672 {"Left PGA Mixer", "Mic3L Switch", "MIC3L"},
54f01916 673 {"Left PGA Mixer", "Mic3R Switch", "MIC3R"},
44d0a879
VB		 674
675 {"Left ADC", NULL, "Left PGA Mixer"},
ee15ffdb 676 {"Left ADC", NULL, "GPIO1 dmic modclk"},
44d0a879
VB		 677
678 /* Right Input */
679 {"Right Line1R Mux", "single-ended", "LINE1R"},
680 {"Right Line1R Mux", "differential", "LINE1R"},
681
682 {"Right Line2R Mux", "single-ended", "LINE2R"},
683 {"Right Line2R Mux", "differential", "LINE2R"},
684
54f01916 685 {"Right PGA Mixer", "Line1L Switch", "Right Line1L Mux"},
44d0a879
VB		 686 {"Right PGA Mixer", "Line1R Switch", "Right Line1R Mux"},
687 {"Right PGA Mixer", "Line2R Switch", "Right Line2R Mux"},
54f01916 688 {"Right PGA Mixer", "Mic3L Switch", "MIC3L"},
44d0a879
VB		 689 {"Right PGA Mixer", "Mic3R Switch", "MIC3R"},
690
691 {"Right ADC", NULL, "Right PGA Mixer"},
ee15ffdb 692 {"Right ADC", NULL, "GPIO1 dmic modclk"},
44d0a879 693
ee15ffdb
JN		 694 /*
695 * Logical path between digital mic enable and GPIO1 modulator clock
696 * output function
697 */
698 {"GPIO1 dmic modclk", NULL, "DMic Rate 128"},
699 {"GPIO1 dmic modclk", NULL, "DMic Rate 64"},
700 {"GPIO1 dmic modclk", NULL, "DMic Rate 32"},
c3b79e05
JN		 701
702 /* Left DAC Output */
703 {"Left DAC Mux", "DAC_L1", "Left DAC"},
704 {"Left DAC Mux", "DAC_L2", "Left DAC"},
705 {"Left DAC Mux", "DAC_L3", "Left DAC"},
706
707 /* Right DAC Output */
708 {"Right DAC Mux", "DAC_R1", "Right DAC"},
709 {"Right DAC Mux", "DAC_R2", "Right DAC"},
710 {"Right DAC Mux", "DAC_R3", "Right DAC"},
711
712 /* Left Line Output */
713 {"Left Line Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
714 {"Left Line Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
715 {"Left Line Mixer", "DACL1 Switch", "Left DAC Mux"},
716 {"Left Line Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
717 {"Left Line Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
718 {"Left Line Mixer", "DACR1 Switch", "Right DAC Mux"},
719
720 {"Left Line Out", NULL, "Left Line Mixer"},
721 {"Left Line Out", NULL, "Left DAC Mux"},
722 {"LLOUT", NULL, "Left Line Out"},
723
724 /* Right Line Output */
725 {"Right Line Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
726 {"Right Line Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
727 {"Right Line Mixer", "DACL1 Switch", "Left DAC Mux"},
728 {"Right Line Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
729 {"Right Line Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
730 {"Right Line Mixer", "DACR1 Switch", "Right DAC Mux"},
731
732 {"Right Line Out", NULL, "Right Line Mixer"},
733 {"Right Line Out", NULL, "Right DAC Mux"},
734 {"RLOUT", NULL, "Right Line Out"},
735
736 /* Mono Output */
737 {"Mono Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
738 {"Mono Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
739 {"Mono Mixer", "DACL1 Switch", "Left DAC Mux"},
740 {"Mono Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
741 {"Mono Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
742 {"Mono Mixer", "DACR1 Switch", "Right DAC Mux"},
743
744 {"Mono Out", NULL, "Mono Mixer"},
745 {"MONO_LOUT", NULL, "Mono Out"},
746
747 /* Left HP Output */
748 {"Left HP Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
749 {"Left HP Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
750 {"Left HP Mixer", "DACL1 Switch", "Left DAC Mux"},
751 {"Left HP Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
752 {"Left HP Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
753 {"Left HP Mixer", "DACR1 Switch", "Right DAC Mux"},
754
755 {"Left HP Out", NULL, "Left HP Mixer"},
756 {"Left HP Out", NULL, "Left DAC Mux"},
757 {"HPLOUT", NULL, "Left HP Out"},
758
759 /* Right HP Output */
760 {"Right HP Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
761 {"Right HP Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
762 {"Right HP Mixer", "DACL1 Switch", "Left DAC Mux"},
763 {"Right HP Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
764 {"Right HP Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
765 {"Right HP Mixer", "DACR1 Switch", "Right DAC Mux"},
766
767 {"Right HP Out", NULL, "Right HP Mixer"},
768 {"Right HP Out", NULL, "Right DAC Mux"},
769 {"HPROUT", NULL, "Right HP Out"},
770
771 /* Left HPCOM Output */
772 {"Left HPCOM Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
773 {"Left HPCOM Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
774 {"Left HPCOM Mixer", "DACL1 Switch", "Left DAC Mux"},
775 {"Left HPCOM Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
776 {"Left HPCOM Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
777 {"Left HPCOM Mixer", "DACR1 Switch", "Right DAC Mux"},
778
779 {"Left HPCOM Mux", "differential of HPLOUT", "Left HP Mixer"},
780 {"Left HPCOM Mux", "constant VCM", "Left HPCOM Mixer"},
781 {"Left HPCOM Mux", "single-ended", "Left HPCOM Mixer"},
782 {"Left HP Com", NULL, "Left HPCOM Mux"},
783 {"HPLCOM", NULL, "Left HP Com"},
784
785 /* Right HPCOM Output */
786 {"Right HPCOM Mixer", "Line2L Bypass Switch", "Left Line2L Mux"},
787 {"Right HPCOM Mixer", "PGAL Bypass Switch", "Left PGA Mixer"},
788 {"Right HPCOM Mixer", "DACL1 Switch", "Left DAC Mux"},
789 {"Right HPCOM Mixer", "Line2R Bypass Switch", "Right Line2R Mux"},
790 {"Right HPCOM Mixer", "PGAR Bypass Switch", "Right PGA Mixer"},
791 {"Right HPCOM Mixer", "DACR1 Switch", "Right DAC Mux"},
792
793 {"Right HPCOM Mux", "differential of HPROUT", "Right HP Mixer"},
794 {"Right HPCOM Mux", "constant VCM", "Right HPCOM Mixer"},
795 {"Right HPCOM Mux", "single-ended", "Right HPCOM Mixer"},
796 {"Right HPCOM Mux", "differential of HPLCOM", "Left HPCOM Mixer"},
797 {"Right HPCOM Mux", "external feedback", "Right HPCOM Mixer"},
798 {"Right HP Com", NULL, "Right HPCOM Mux"},
799 {"HPRCOM", NULL, "Right HP Com"},
44d0a879
VB		 800};
801
6184f105
RC		 802static const struct snd_soc_dapm_route intercon_3007[] = {
803 /* Class-D outputs */
804 {"Left Class-D Out", NULL, "Left Line Out"},
805 {"Right Class-D Out", NULL, "Left Line Out"},
806 {"SPOP", NULL, "Left Class-D Out"},
807 {"SPOM", NULL, "Right Class-D Out"},
808};
809
44d0a879
VB		 810static int aic3x_add_widgets(struct snd_soc_codec *codec)
811{
6184f105 812 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
ce6120cc 813 struct snd_soc_dapm_context *dapm = &codec->dapm;
6184f105 814
ce6120cc 815 snd_soc_dapm_new_controls(dapm, aic3x_dapm_widgets,
d0cc0d3a 816 ARRAY_SIZE(aic3x_dapm_widgets));
44d0a879
VB		 817
818 /* set up audio path interconnects */
ce6120cc 819 snd_soc_dapm_add_routes(dapm, intercon, ARRAY_SIZE(intercon));
44d0a879 820
6184f105 821 if (aic3x->model == AIC3X_MODEL_3007) {
ce6120cc 822 snd_soc_dapm_new_controls(dapm, aic3007_dapm_widgets,
6184f105 823 ARRAY_SIZE(aic3007_dapm_widgets));
ce6120cc
LG		 824 snd_soc_dapm_add_routes(dapm, intercon_3007,
825 ARRAY_SIZE(intercon_3007));
6184f105
RC		 826 }
827
44d0a879
VB		 828 return 0;
829}
830
44d0a879 831static int aic3x_hw_params(struct snd_pcm_substream *substream,
dee89c4d
MB		 832 struct snd_pcm_hw_params *params,
833 struct snd_soc_dai *dai)
44d0a879 834{
e6968a17 835 struct snd_soc_codec *codec = dai->codec;
b2c812e2 836 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
4f9c16cc 837 int codec_clk = 0, bypass_pll = 0, fsref, last_clk = 0;
255173b4
PM		 838 u8 data, j, r, p, pll_q, pll_p = 1, pll_r = 1, pll_j = 1;
839 u16 d, pll_d = 1;
255173b4 840 int clk;
44d0a879 841
4f9c16cc 842 /* select data word length */
e18eca43 843 data = snd_soc_read(codec, AIC3X_ASD_INTF_CTRLB) & (~(0x3 << 4));
4f9c16cc
DM		 844 switch (params_format(params)) {
845 case SNDRV_PCM_FORMAT_S16_LE:
44d0a879 846 break;
4f9c16cc
DM		 847 case SNDRV_PCM_FORMAT_S20_3LE:
848 data |= (0x01 << 4);
44d0a879 849 break;
4f9c16cc
DM		 850 case SNDRV_PCM_FORMAT_S24_LE:
851 data |= (0x02 << 4);
44d0a879 852 break;
4f9c16cc
DM		 853 case SNDRV_PCM_FORMAT_S32_LE:
854 data |= (0x03 << 4);
44d0a879
VB		 855 break;
856 }
e18eca43 857 snd_soc_write(codec, AIC3X_ASD_INTF_CTRLB, data);
4f9c16cc
DM		 858
859 /* Fsref can be 44100 or 48000 */
860 fsref = (params_rate(params) % 11025 == 0) ? 44100 : 48000;
861
862 /* Try to find a value for Q which allows us to bypass the PLL and
863 * generate CODEC_CLK directly. */
864 for (pll_q = 2; pll_q < 18; pll_q++)
865 if (aic3x->sysclk / (128 * pll_q) == fsref) {
866 bypass_pll = 1;
867 break;
868 }
869
870 if (bypass_pll) {
871 pll_q &= 0xf;
e18eca43
JN		 872 snd_soc_write(codec, AIC3X_PLL_PROGA_REG, pll_q << PLLQ_SHIFT);
873 snd_soc_write(codec, AIC3X_GPIOB_REG, CODEC_CLKIN_CLKDIV);
06c71282 874 /* disable PLL if it is bypassed */
9c173d15 875 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG, PLL_ENABLE, 0);
06c71282
C		 876
877 } else {
e18eca43 878 snd_soc_write(codec, AIC3X_GPIOB_REG, CODEC_CLKIN_PLLDIV);
06c71282 879 /* enable PLL when it is used */
9c173d15
AL		 880 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG,
881 PLL_ENABLE, PLL_ENABLE);
06c71282 882 }
4f9c16cc
DM		 883
884 /* Route Left DAC to left channel input and
885 * right DAC to right channel input */
886 data = (LDAC2LCH | RDAC2RCH);
887 data |= (fsref == 44100) ? FSREF_44100 : FSREF_48000;
888 if (params_rate(params) >= 64000)
889 data |= DUAL_RATE_MODE;
e18eca43 890 snd_soc_write(codec, AIC3X_CODEC_DATAPATH_REG, data);
44d0a879
VB		 891
892 /* codec sample rate select */
4f9c16cc
DM		 893 data = (fsref * 20) / params_rate(params);
894 if (params_rate(params) < 64000)
895 data /= 2;
896 data /= 5;
897 data -= 2;
44d0a879 898 data |= (data << 4);
e18eca43 899 snd_soc_write(codec, AIC3X_SAMPLE_RATE_SEL_REG, data);
44d0a879 900
4f9c16cc
DM		 901 if (bypass_pll)
902 return 0;
903
25985edc 904 /* Use PLL, compute appropriate setup for j, d, r and p, the closest
255173b4
PM		 905 * one wins the game. Try with d==0 first, next with d!=0.
906 * Constraints for j are according to the datasheet.
4f9c16cc 907 * The sysclk is divided by 1000 to prevent integer overflows.
44d0a879 908 */
255173b4 909
4f9c16cc
DM		 910 codec_clk = (2048 * fsref) / (aic3x->sysclk / 1000);
911
912 for (r = 1; r <= 16; r++)
913 for (p = 1; p <= 8; p++) {
255173b4
PM		 914 for (j = 4; j <= 55; j++) {
915 /* This is actually 1000*((j+(d/10000))*r)/p
916 * The term had to be converted to get
917 * rid of the division by 10000; d = 0 here
918 */
5baf8315 919 int tmp_clk = (1000 * j * r) / p;
255173b4
PM		 920
921 /* Check whether this values get closer than
922 * the best ones we had before
923 */
5baf8315 924 if (abs(codec_clk - tmp_clk) <
255173b4
PM		 925 abs(codec_clk - last_clk)) {
926 pll_j = j; pll_d = 0;
927 pll_r = r; pll_p = p;
5baf8315 928 last_clk = tmp_clk;
255173b4
PM		 929 }
930
931 /* Early exit for exact matches */
5baf8315 932 if (tmp_clk == codec_clk)
255173b4
PM		 933 goto found;
934 }
935 }
4f9c16cc 936
255173b4
PM		 937 /* try with d != 0 */
938 for (p = 1; p <= 8; p++) {
939 j = codec_clk * p / 1000;
4f9c16cc 940
255173b4
PM		 941 if (j < 4 || j > 11)
942 continue;
4f9c16cc 943
255173b4
PM		 944 /* do not use codec_clk here since we'd loose precision */
945 d = ((2048 * p * fsref) - j * aic3x->sysclk)
946 * 100 / (aic3x->sysclk/100);
4f9c16cc 947
255173b4 948 clk = (10000 * j + d) / (10 * p);
4f9c16cc 949
255173b4
PM		 950 /* check whether this values get closer than the best
951 * ones we had before */
952 if (abs(codec_clk - clk) < abs(codec_clk - last_clk)) {
953 pll_j = j; pll_d = d; pll_r = 1; pll_p = p;
954 last_clk = clk;
4f9c16cc
DM		 955 }
956
255173b4
PM		 957 /* Early exit for exact matches */
958 if (clk == codec_clk)
959 goto found;
960 }
961
4f9c16cc
DM		 962 if (last_clk == 0) {
963 printk(KERN_ERR "%s(): unable to setup PLL\n", __func__);
964 return -EINVAL;
965 }
44d0a879 966
255173b4 967found:
e18eca43
JN		 968 data = snd_soc_read(codec, AIC3X_PLL_PROGA_REG);
969 snd_soc_write(codec, AIC3X_PLL_PROGA_REG,
970 data | (pll_p << PLLP_SHIFT));
971 snd_soc_write(codec, AIC3X_OVRF_STATUS_AND_PLLR_REG,
972 pll_r << PLLR_SHIFT);
973 snd_soc_write(codec, AIC3X_PLL_PROGB_REG, pll_j << PLLJ_SHIFT);
974 snd_soc_write(codec, AIC3X_PLL_PROGC_REG,
975 (pll_d >> 6) << PLLD_MSB_SHIFT);
976 snd_soc_write(codec, AIC3X_PLL_PROGD_REG,
977 (pll_d & 0x3F) << PLLD_LSB_SHIFT);
44d0a879 978
44d0a879
VB		 979 return 0;
980}
981
e550e17f 982static int aic3x_mute(struct snd_soc_dai *dai, int mute)
44d0a879
VB		 983{
984 struct snd_soc_codec *codec = dai->codec;
e18eca43
JN		 985 u8 ldac_reg = snd_soc_read(codec, LDAC_VOL) & ~MUTE_ON;
986 u8 rdac_reg = snd_soc_read(codec, RDAC_VOL) & ~MUTE_ON;
44d0a879
VB		 987
988 if (mute) {
e18eca43
JN		 989 snd_soc_write(codec, LDAC_VOL, ldac_reg | MUTE_ON);
990 snd_soc_write(codec, RDAC_VOL, rdac_reg | MUTE_ON);
44d0a879 991 } else {
e18eca43
JN		 992 snd_soc_write(codec, LDAC_VOL, ldac_reg);
993 snd_soc_write(codec, RDAC_VOL, rdac_reg);
44d0a879
VB		 994 }
995
996 return 0;
997}
998
e550e17f 999static int aic3x_set_dai_sysclk(struct snd_soc_dai *codec_dai,
44d0a879
VB		 1000 int clk_id, unsigned int freq, int dir)
1001{
1002 struct snd_soc_codec *codec = codec_dai->codec;
b2c812e2 1003 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
44d0a879 1004
4f9c16cc
DM		 1005 aic3x->sysclk = freq;
1006 return 0;
44d0a879
VB		 1007}
1008
e550e17f 1009static int aic3x_set_dai_fmt(struct snd_soc_dai *codec_dai,
44d0a879
VB		 1010 unsigned int fmt)
1011{
1012 struct snd_soc_codec *codec = codec_dai->codec;
b2c812e2 1013 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
81971a14 1014 u8 iface_areg, iface_breg;
a24f4f68 1015 int delay = 0;
81971a14 1016
e18eca43
JN		 1017 iface_areg = snd_soc_read(codec, AIC3X_ASD_INTF_CTRLA) & 0x3f;
1018 iface_breg = snd_soc_read(codec, AIC3X_ASD_INTF_CTRLB) & 0x3f;
44d0a879
VB		 1019
1020 /* set master/slave audio interface */
1021 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1022 case SND_SOC_DAIFMT_CBM_CFM:
1023 aic3x->master = 1;
1024 iface_areg |= BIT_CLK_MASTER | WORD_CLK_MASTER;
1025 break;
1026 case SND_SOC_DAIFMT_CBS_CFS:
1027 aic3x->master = 0;
68e47981 1028 iface_areg &= ~(BIT_CLK_MASTER | WORD_CLK_MASTER);
44d0a879
VB		 1029 break;
1030 default:
1031 return -EINVAL;
1032 }
1033
4b7d2831
JN		 1034 /*
1035 * match both interface format and signal polarities since they
1036 * are fixed
1037 */
1038 switch (fmt & (SND_SOC_DAIFMT_FORMAT_MASK |
1039 SND_SOC_DAIFMT_INV_MASK)) {
1040 case (SND_SOC_DAIFMT_I2S | SND_SOC_DAIFMT_NB_NF):
44d0a879 1041 break;
a24f4f68
TK		 1042 case (SND_SOC_DAIFMT_DSP_A | SND_SOC_DAIFMT_IB_NF):
1043 delay = 1;
4b7d2831 1044 case (SND_SOC_DAIFMT_DSP_B | SND_SOC_DAIFMT_IB_NF):
44d0a879
VB		 1045 iface_breg |= (0x01 << 6);
1046 break;
4b7d2831 1047 case (SND_SOC_DAIFMT_RIGHT_J | SND_SOC_DAIFMT_NB_NF):
44d0a879
VB		 1048 iface_breg |= (0x02 << 6);
1049 break;
4b7d2831 1050 case (SND_SOC_DAIFMT_LEFT_J | SND_SOC_DAIFMT_NB_NF):
44d0a879
VB		 1051 iface_breg |= (0x03 << 6);
1052 break;
1053 default:
1054 return -EINVAL;
1055 }
1056
1057 /* set iface */
e18eca43
JN		 1058 snd_soc_write(codec, AIC3X_ASD_INTF_CTRLA, iface_areg);
1059 snd_soc_write(codec, AIC3X_ASD_INTF_CTRLB, iface_breg);
1060 snd_soc_write(codec, AIC3X_ASD_INTF_CTRLC, delay);
44d0a879
VB		 1061
1062 return 0;
1063}
1064
6c1a7d40
JN		 1065static int aic3x_init_3007(struct snd_soc_codec *codec)
1066{
1067 u8 tmp1, tmp2, *cache = codec->reg_cache;
1068
1069 /*
1070 * There is no need to cache writes to undocumented page 0xD but
1071 * respective page 0 register cache entries must be preserved
1072 */
1073 tmp1 = cache[0xD];
1074 tmp2 = cache[0x8];
1075 /* Class-D speaker driver init; datasheet p. 46 */
1076 snd_soc_write(codec, AIC3X_PAGE_SELECT, 0x0D);
1077 snd_soc_write(codec, 0xD, 0x0D);
1078 snd_soc_write(codec, 0x8, 0x5C);
1079 snd_soc_write(codec, 0x8, 0x5D);
1080 snd_soc_write(codec, 0x8, 0x5C);
1081 snd_soc_write(codec, AIC3X_PAGE_SELECT, 0x00);
1082 cache[0xD] = tmp1;
1083 cache[0x8] = tmp2;
1084
1085 return 0;
1086}
1087
5a895f8a
JN		 1088static int aic3x_regulator_event(struct notifier_block *nb,
1089 unsigned long event, void *data)
1090{
1091 struct aic3x_disable_nb *disable_nb =
1092 container_of(nb, struct aic3x_disable_nb, nb);
1093 struct aic3x_priv *aic3x = disable_nb->aic3x;
1094
1095 if (event & REGULATOR_EVENT_DISABLE) {
1096 /*
1097 * Put codec to reset and require cache sync as at least one
1098 * of the supplies was disabled
1099 */
79ee820d 1100 if (gpio_is_valid(aic3x->gpio_reset))
5a895f8a
JN		 1101 gpio_set_value(aic3x->gpio_reset, 0);
1102 aic3x->codec->cache_sync = 1;
1103 }
1104
1105 return 0;
1106}
1107
6c1a7d40
JN		 1108static int aic3x_set_power(struct snd_soc_codec *codec, int power)
1109{
1110 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
1111 int i, ret;
1112 u8 *cache = codec->reg_cache;
1113
1114 if (power) {
1115 ret = regulator_bulk_enable(ARRAY_SIZE(aic3x->supplies),
1116 aic3x->supplies);
1117 if (ret)
1118 goto out;
1119 aic3x->power = 1;
5a895f8a
JN		 1120 /*
1121 * Reset release and cache sync is necessary only if some
1122 * supply was off or if there were cached writes
1123 */
1124 if (!codec->cache_sync)
1125 goto out;
1126
79ee820d 1127 if (gpio_is_valid(aic3x->gpio_reset)) {
6c1a7d40
JN		 1128 udelay(1);
1129 gpio_set_value(aic3x->gpio_reset, 1);
1130 }
1131
1132 /* Sync reg_cache with the hardware */
1133 codec->cache_only = 0;
508b7686 1134 for (i = AIC3X_SAMPLE_RATE_SEL_REG; i < ARRAY_SIZE(aic3x_reg); i++)
6c1a7d40
JN		 1135 snd_soc_write(codec, i, cache[i]);
1136 if (aic3x->model == AIC3X_MODEL_3007)
1137 aic3x_init_3007(codec);
1138 codec->cache_sync = 0;
1139 } else {
9fb352b1
JN		 1140 /*
1141 * Do soft reset to this codec instance in order to clear
1142 * possible VDD leakage currents in case the supply regulators
1143 * remain on
1144 */
1145 snd_soc_write(codec, AIC3X_RESET, SOFT_RESET);
1146 codec->cache_sync = 1;
6c1a7d40 1147 aic3x->power = 0;
5a895f8a
JN		 1148 /* HW writes are needless when bias is off */
1149 codec->cache_only = 1;
6c1a7d40
JN		 1150 ret = regulator_bulk_disable(ARRAY_SIZE(aic3x->supplies),
1151 aic3x->supplies);
1152 }
1153out:
1154 return ret;
1155}
1156
0be9898a
MB		 1157static int aic3x_set_bias_level(struct snd_soc_codec *codec,
1158 enum snd_soc_bias_level level)
44d0a879 1159{
b2c812e2 1160 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
44d0a879 1161
0be9898a
MB		 1162 switch (level) {
1163 case SND_SOC_BIAS_ON:
db13802e
JN		 1164 break;
1165 case SND_SOC_BIAS_PREPARE:
ce6120cc 1166 if (codec->dapm.bias_level == SND_SOC_BIAS_STANDBY &&
c23fd751 1167 aic3x->master) {
44d0a879 1168 /* enable pll */
9c173d15
AL		 1169 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG,
1170 PLL_ENABLE, PLL_ENABLE);
44d0a879
VB		 1171 }
1172 break;
0be9898a 1173 case SND_SOC_BIAS_STANDBY:
6c1a7d40
JN		 1174 if (!aic3x->power)
1175 aic3x_set_power(codec, 1);
ce6120cc 1176 if (codec->dapm.bias_level == SND_SOC_BIAS_PREPARE &&
c23fd751 1177 aic3x->master) {
44d0a879 1178 /* disable pll */
9c173d15
AL		 1179 snd_soc_update_bits(codec, AIC3X_PLL_PROGA_REG,
1180 PLL_ENABLE, 0);
44d0a879
VB		 1181 }
1182 break;
c23fd751 1183 case SND_SOC_BIAS_OFF:
6c1a7d40
JN		 1184 if (aic3x->power)
1185 aic3x_set_power(codec, 0);
c23fd751 1186 break;
44d0a879 1187 }
ce6120cc 1188 codec->dapm.bias_level = level;
44d0a879
VB		 1189
1190 return 0;
1191}
1192
1193#define AIC3X_RATES SNDRV_PCM_RATE_8000_96000
1194#define AIC3X_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
1195 SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)
1196
85e7652d 1197static const struct snd_soc_dai_ops aic3x_dai_ops = {
6335d055
EM		 1198 .hw_params = aic3x_hw_params,
1199 .digital_mute = aic3x_mute,
1200 .set_sysclk = aic3x_set_dai_sysclk,
1201 .set_fmt = aic3x_set_dai_fmt,
1202};
1203
f0fba2ad
LG		 1204static struct snd_soc_dai_driver aic3x_dai = {
1205 .name = "tlv320aic3x-hifi",
44d0a879
VB		 1206 .playback = {
1207 .stream_name = "Playback",
1208 .channels_min = 1,
1209 .channels_max = 2,
1210 .rates = AIC3X_RATES,
1211 .formats = AIC3X_FORMATS,},
1212 .capture = {
1213 .stream_name = "Capture",
1214 .channels_min = 1,
1215 .channels_max = 2,
1216 .rates = AIC3X_RATES,
1217 .formats = AIC3X_FORMATS,},
6335d055 1218 .ops = &aic3x_dai_ops,
14017615 1219 .symmetric_rates = 1,
44d0a879 1220};
44d0a879 1221
84b315ee 1222static int aic3x_suspend(struct snd_soc_codec *codec)
44d0a879 1223{
0be9898a 1224 aic3x_set_bias_level(codec, SND_SOC_BIAS_OFF);
44d0a879
VB		 1225
1226 return 0;
1227}
1228
f0fba2ad 1229static int aic3x_resume(struct snd_soc_codec *codec)
44d0a879 1230{
29e189c2 1231 aic3x_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
44d0a879
VB		 1232
1233 return 0;
1234}
1235
1236/*
1237 * initialise the AIC3X driver
1238 * register the mixer and dsp interfaces with the kernel
1239 */
cb3826f5 1240static int aic3x_init(struct snd_soc_codec *codec)
44d0a879 1241{
6184f105 1242 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
cb3826f5 1243
e18eca43
JN		 1244 snd_soc_write(codec, AIC3X_PAGE_SELECT, PAGE0_SELECT);
1245 snd_soc_write(codec, AIC3X_RESET, SOFT_RESET);
44d0a879 1246
44d0a879 1247 /* DAC default volume and mute */
e18eca43
JN		 1248 snd_soc_write(codec, LDAC_VOL, DEFAULT_VOL | MUTE_ON);
1249 snd_soc_write(codec, RDAC_VOL, DEFAULT_VOL | MUTE_ON);
44d0a879
VB		 1250
1251 /* DAC to HP default volume and route to Output mixer */
e18eca43
JN		 1252 snd_soc_write(codec, DACL1_2_HPLOUT_VOL, DEFAULT_VOL | ROUTE_ON);
1253 snd_soc_write(codec, DACR1_2_HPROUT_VOL, DEFAULT_VOL | ROUTE_ON);
1254 snd_soc_write(codec, DACL1_2_HPLCOM_VOL, DEFAULT_VOL | ROUTE_ON);
1255 snd_soc_write(codec, DACR1_2_HPRCOM_VOL, DEFAULT_VOL | ROUTE_ON);
44d0a879 1256 /* DAC to Line Out default volume and route to Output mixer */
e18eca43
JN		 1257 snd_soc_write(codec, DACL1_2_LLOPM_VOL, DEFAULT_VOL | ROUTE_ON);
1258 snd_soc_write(codec, DACR1_2_RLOPM_VOL, DEFAULT_VOL | ROUTE_ON);
44d0a879 1259 /* DAC to Mono Line Out default volume and route to Output mixer */
e18eca43
JN		 1260 snd_soc_write(codec, DACL1_2_MONOLOPM_VOL, DEFAULT_VOL | ROUTE_ON);
1261 snd_soc_write(codec, DACR1_2_MONOLOPM_VOL, DEFAULT_VOL | ROUTE_ON);
44d0a879
VB		 1262
1263 /* unmute all outputs */
9c173d15
AL		 1264 snd_soc_update_bits(codec, LLOPM_CTRL, UNMUTE, UNMUTE);
1265 snd_soc_update_bits(codec, RLOPM_CTRL, UNMUTE, UNMUTE);
1266 snd_soc_update_bits(codec, MONOLOPM_CTRL, UNMUTE, UNMUTE);
1267 snd_soc_update_bits(codec, HPLOUT_CTRL, UNMUTE, UNMUTE);
1268 snd_soc_update_bits(codec, HPROUT_CTRL, UNMUTE, UNMUTE);
1269 snd_soc_update_bits(codec, HPLCOM_CTRL, UNMUTE, UNMUTE);
1270 snd_soc_update_bits(codec, HPRCOM_CTRL, UNMUTE, UNMUTE);
44d0a879
VB		 1271
1272 /* ADC default volume and unmute */
e18eca43
JN		 1273 snd_soc_write(codec, LADC_VOL, DEFAULT_GAIN);
1274 snd_soc_write(codec, RADC_VOL, DEFAULT_GAIN);
44d0a879 1275 /* By default route Line1 to ADC PGA mixer */
e18eca43
JN		 1276 snd_soc_write(codec, LINE1L_2_LADC_CTRL, 0x0);
1277 snd_soc_write(codec, LINE1R_2_RADC_CTRL, 0x0);
44d0a879
VB		 1278
1279 /* PGA to HP Bypass default volume, disconnect from Output Mixer */
e18eca43
JN		 1280 snd_soc_write(codec, PGAL_2_HPLOUT_VOL, DEFAULT_VOL);
1281 snd_soc_write(codec, PGAR_2_HPROUT_VOL, DEFAULT_VOL);
1282 snd_soc_write(codec, PGAL_2_HPLCOM_VOL, DEFAULT_VOL);
1283 snd_soc_write(codec, PGAR_2_HPRCOM_VOL, DEFAULT_VOL);
44d0a879 1284 /* PGA to Line Out default volume, disconnect from Output Mixer */
e18eca43
JN		 1285 snd_soc_write(codec, PGAL_2_LLOPM_VOL, DEFAULT_VOL);
1286 snd_soc_write(codec, PGAR_2_RLOPM_VOL, DEFAULT_VOL);
44d0a879 1287 /* PGA to Mono Line Out default volume, disconnect from Output Mixer */
e18eca43
JN		 1288 snd_soc_write(codec, PGAL_2_MONOLOPM_VOL, DEFAULT_VOL);
1289 snd_soc_write(codec, PGAR_2_MONOLOPM_VOL, DEFAULT_VOL);
44d0a879
VB		 1290
1291 /* Line2 to HP Bypass default volume, disconnect from Output Mixer */
e18eca43
JN		 1292 snd_soc_write(codec, LINE2L_2_HPLOUT_VOL, DEFAULT_VOL);
1293 snd_soc_write(codec, LINE2R_2_HPROUT_VOL, DEFAULT_VOL);
1294 snd_soc_write(codec, LINE2L_2_HPLCOM_VOL, DEFAULT_VOL);
1295 snd_soc_write(codec, LINE2R_2_HPRCOM_VOL, DEFAULT_VOL);
44d0a879 1296 /* Line2 Line Out default volume, disconnect from Output Mixer */
e18eca43
JN		 1297 snd_soc_write(codec, LINE2L_2_LLOPM_VOL, DEFAULT_VOL);
1298 snd_soc_write(codec, LINE2R_2_RLOPM_VOL, DEFAULT_VOL);
44d0a879 1299 /* Line2 to Mono Out default volume, disconnect from Output Mixer */
e18eca43
JN		 1300 snd_soc_write(codec, LINE2L_2_MONOLOPM_VOL, DEFAULT_VOL);
1301 snd_soc_write(codec, LINE2R_2_MONOLOPM_VOL, DEFAULT_VOL);
44d0a879 1302
6184f105 1303 if (aic3x->model == AIC3X_MODEL_3007) {
6c1a7d40 1304 aic3x_init_3007(codec);
e18eca43 1305 snd_soc_write(codec, CLASSD_CTRL, 0);
6184f105
RC		 1306 }
1307
cb3826f5
BD		 1308 return 0;
1309}
54e7e616 1310
414c73ab
JN		 1311static bool aic3x_is_shared_reset(struct aic3x_priv *aic3x)
1312{
1313 struct aic3x_priv *a;
1314
1315 list_for_each_entry(a, &reset_list, list) {
1316 if (gpio_is_valid(aic3x->gpio_reset) &&
1317 aic3x->gpio_reset == a->gpio_reset)
1318 return true;
1319 }
1320
1321 return false;
1322}
1323
f0fba2ad 1324static int aic3x_probe(struct snd_soc_codec *codec)
cb3826f5 1325{
f0fba2ad 1326 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
2f24111a 1327 int ret, i;
f0fba2ad 1328
414c73ab 1329 INIT_LIST_HEAD(&aic3x->list);
5a895f8a 1330 aic3x->codec = codec;
cb3826f5 1331
a84a441b
JN		 1332 ret = snd_soc_codec_set_cache_io(codec, 8, 8, aic3x->control_type);
1333 if (ret != 0) {
1334 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
1335 return ret;
1336 }
1337
414c73ab
JN		 1338 if (gpio_is_valid(aic3x->gpio_reset) &&
1339 !aic3x_is_shared_reset(aic3x)) {
2f24111a
JN		 1340 ret = gpio_request(aic3x->gpio_reset, "tlv320aic3x reset");
1341 if (ret != 0)
1342 goto err_gpio;
1343 gpio_direction_output(aic3x->gpio_reset, 0);
1344 }
1345
1346 for (i = 0; i < ARRAY_SIZE(aic3x->supplies); i++)
1347 aic3x->supplies[i].supply = aic3x_supply_names[i];
1348
1349 ret = regulator_bulk_get(codec->dev, ARRAY_SIZE(aic3x->supplies),
1350 aic3x->supplies);
1351 if (ret != 0) {
1352 dev_err(codec->dev, "Failed to request supplies: %d\n", ret);
1353 goto err_get;
1354 }
5a895f8a
JN		 1355 for (i = 0; i < ARRAY_SIZE(aic3x->supplies); i++) {
1356 aic3x->disable_nb[i].nb.notifier_call = aic3x_regulator_event;
1357 aic3x->disable_nb[i].aic3x = aic3x;
1358 ret = regulator_register_notifier(aic3x->supplies[i].consumer,
1359 &aic3x->disable_nb[i].nb);
1360 if (ret) {
1361 dev_err(codec->dev,
1362 "Failed to request regulator notifier: %d\n",
1363 ret);
1364 goto err_notif;
1365 }
1366 }
2f24111a 1367
7d1be0a6 1368 codec->cache_only = 1;
37b47656
JN		 1369 aic3x_init(codec);
1370
f0fba2ad
LG		 1371 if (aic3x->setup) {
1372 /* setup GPIO functions */
e18eca43
JN		 1373 snd_soc_write(codec, AIC3X_GPIO1_REG,
1374 (aic3x->setup->gpio_func[0] & 0xf) << 4);
1375 snd_soc_write(codec, AIC3X_GPIO2_REG,
1376 (aic3x->setup->gpio_func[1] & 0xf) << 4);
44d0a879
VB		 1377 }
1378
022658be 1379 snd_soc_add_codec_controls(codec, aic3x_snd_controls,
f0fba2ad 1380 ARRAY_SIZE(aic3x_snd_controls));
6184f105 1381 if (aic3x->model == AIC3X_MODEL_3007)
022658be 1382 snd_soc_add_codec_controls(codec, &aic3x_classd_amp_gain_ctrl, 1);
cb3826f5 1383
f0fba2ad 1384 aic3x_add_widgets(codec);
414c73ab 1385 list_add(&aic3x->list, &reset_list);
cb3826f5
BD		 1386
1387 return 0;
2f24111a 1388
5a895f8a
JN		 1389err_notif:
1390 while (i--)
1391 regulator_unregister_notifier(aic3x->supplies[i].consumer,
1392 &aic3x->disable_nb[i].nb);
2f24111a
JN		 1393 regulator_bulk_free(ARRAY_SIZE(aic3x->supplies), aic3x->supplies);
1394err_get:
414c73ab
JN		 1395 if (gpio_is_valid(aic3x->gpio_reset) &&
1396 !aic3x_is_shared_reset(aic3x))
2f24111a
JN		 1397 gpio_free(aic3x->gpio_reset);
1398err_gpio:
2f24111a 1399 return ret;
44d0a879
VB		 1400}
1401
f0fba2ad 1402static int aic3x_remove(struct snd_soc_codec *codec)
cb3826f5 1403{
2f24111a 1404 struct aic3x_priv *aic3x = snd_soc_codec_get_drvdata(codec);
5a895f8a 1405 int i;
2f24111a 1406
f0fba2ad 1407 aic3x_set_bias_level(codec, SND_SOC_BIAS_OFF);
414c73ab
JN		 1408 list_del(&aic3x->list);
1409 if (gpio_is_valid(aic3x->gpio_reset) &&
1410 !aic3x_is_shared_reset(aic3x)) {
2f24111a
JN		 1411 gpio_set_value(aic3x->gpio_reset, 0);
1412 gpio_free(aic3x->gpio_reset);
1413 }
5a895f8a
JN		 1414 for (i = 0; i < ARRAY_SIZE(aic3x->supplies); i++)
1415 regulator_unregister_notifier(aic3x->supplies[i].consumer,
1416 &aic3x->disable_nb[i].nb);
2f24111a
JN		 1417 regulator_bulk_free(ARRAY_SIZE(aic3x->supplies), aic3x->supplies);
1418
cb3826f5
BD		 1419 return 0;
1420}
44d0a879 1421
f0fba2ad 1422static struct snd_soc_codec_driver soc_codec_dev_aic3x = {
f0fba2ad 1423 .set_bias_level = aic3x_set_bias_level,
eb3032f8 1424 .idle_bias_off = true,
f0fba2ad
LG		 1425 .reg_cache_size = ARRAY_SIZE(aic3x_reg),
1426 .reg_word_size = sizeof(u8),
1427 .reg_cache_default = aic3x_reg,
1428 .probe = aic3x_probe,
1429 .remove = aic3x_remove,
1430 .suspend = aic3x_suspend,
1431 .resume = aic3x_resume,
1432};
1433
44d0a879
VB		 1434/*
1435 * AIC3X 2 wire address can be up to 4 devices with device addresses
1436 * 0x18, 0x19, 0x1A, 0x1B
1437 */
44d0a879 1438
6184f105 1439static const struct i2c_device_id aic3x_i2c_id[] = {
177fdd89
AL		 1440 { "tlv320aic3x", AIC3X_MODEL_3X },
1441 { "tlv320aic33", AIC3X_MODEL_33 },
1442 { "tlv320aic3007", AIC3X_MODEL_3007 },
6184f105
RC		 1443 { }
1444};
1445MODULE_DEVICE_TABLE(i2c, aic3x_i2c_id);
1446
44d0a879
VB		 1447/*
1448 * If the i2c layer weren't so broken, we could pass this kind of data
1449 * around
1450 */
ba8ed121
JD		 1451static int aic3x_i2c_probe(struct i2c_client *i2c,
1452 const struct i2c_device_id *id)
44d0a879 1453{
5193d62f 1454 struct aic3x_pdata *pdata = i2c->dev.platform_data;
f0fba2ad 1455 struct aic3x_priv *aic3x;
2f24111a 1456 int ret;
44d0a879 1457
e2257db3 1458 aic3x = devm_kzalloc(&i2c->dev, sizeof(struct aic3x_priv), GFP_KERNEL);
cb3826f5
BD		 1459 if (aic3x == NULL) {
1460 dev_err(&i2c->dev, "failed to create private data\n");
1461 return -ENOMEM;
1462 }
1463
a84a441b
JN		 1464 aic3x->control_type = SND_SOC_I2C;
1465
cb3826f5 1466 i2c_set_clientdata(i2c, aic3x);
c776357e
JN		 1467 if (pdata) {
1468 aic3x->gpio_reset = pdata->gpio_reset;
1469 aic3x->setup = pdata->setup;
1470 } else {
1471 aic3x->gpio_reset = -1;
1472 }
cb3826f5 1473
177fdd89 1474 aic3x->model = id->driver_data;
6184f105 1475
f0fba2ad
LG		 1476 ret = snd_soc_register_codec(&i2c->dev,
1477 &soc_codec_dev_aic3x, &aic3x_dai, 1);
07779fdd 1478 return ret;
44d0a879
VB		 1479}
1480
ba8ed121 1481static int aic3x_i2c_remove(struct i2c_client *client)
44d0a879 1482{
f0fba2ad 1483 snd_soc_unregister_codec(&client->dev);
f0fba2ad 1484 return 0;
44d0a879
VB		 1485}
1486
44d0a879
VB		 1487/* machine i2c codec control layer */
1488static struct i2c_driver aic3x_i2c_driver = {
1489 .driver = {
f0fba2ad 1490 .name = "tlv320aic3x-codec",
44d0a879
VB		 1491 .owner = THIS_MODULE,
1492 },
cb3826f5 1493 .probe = aic3x_i2c_probe,
ba8ed121
JD		 1494 .remove = aic3x_i2c_remove,
1495 .id_table = aic3x_i2c_id,
44d0a879 1496};
44d0a879 1497
f0fba2ad 1498static int __init aic3x_modinit(void)
44d0a879 1499{
44d0a879 1500 int ret = 0;
f0fba2ad
LG		 1501 ret = i2c_add_driver(&aic3x_i2c_driver);
1502 if (ret != 0) {
1503 printk(KERN_ERR "Failed to register TLV320AIC3x I2C driver: %d\n",
1504 ret);
44d0a879 1505 }
44d0a879
VB		 1506 return ret;
1507}
64089b84
MB		 1508module_init(aic3x_modinit);
1509
1510static void __exit aic3x_exit(void)
1511{
f0fba2ad 1512 i2c_del_driver(&aic3x_i2c_driver);
64089b84
MB		 1513}
1514module_exit(aic3x_exit);
1515
44d0a879
VB		 1516MODULE_DESCRIPTION("ASoC TLV320AIC3X codec driver");
1517MODULE_AUTHOR("Vladimir Barinov");
1518MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.344109 seconds and 5 git commands to generate.