Commit | Line | Data |
---|---|---|
db72c2f8 MLC |
1 | /* |
2 | * omap-mcpdm.c -- OMAP ALSA SoC DAI driver using McPDM port | |
3 | * | |
f5f9d7bf | 4 | * Copyright (C) 2009 - 2011 Texas Instruments |
db72c2f8 | 5 | * |
f5f9d7bf | 6 | * Author: Misael Lopez Cruz <misael.lopez@ti.com> |
db72c2f8 MLC |
7 | * Contact: Jorge Eduardo Candelaria <x0107209@ti.com> |
8 | * Margarita Olaya <magi.olaya@ti.com> | |
f5f9d7bf | 9 | * Peter Ujfalusi <peter.ujfalusi@ti.com> |
db72c2f8 MLC |
10 | * |
11 | * This program is free software; you can redistribute it and/or | |
12 | * modify it under the terms of the GNU General Public License | |
13 | * version 2 as published by the Free Software Foundation. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, but | |
16 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
18 | * General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA | |
23 | * 02110-1301 USA | |
24 | * | |
25 | */ | |
26 | ||
27 | #include <linux/init.h> | |
28 | #include <linux/module.h> | |
f5f9d7bf MLC |
29 | #include <linux/platform_device.h> |
30 | #include <linux/interrupt.h> | |
31 | #include <linux/err.h> | |
32 | #include <linux/io.h> | |
33 | #include <linux/irq.h> | |
34 | #include <linux/slab.h> | |
35 | #include <linux/pm_runtime.h> | |
36 | ||
db72c2f8 MLC |
37 | #include <sound/core.h> |
38 | #include <sound/pcm.h> | |
39 | #include <sound/pcm_params.h> | |
db72c2f8 MLC |
40 | #include <sound/soc.h> |
41 | ||
db72c2f8 | 42 | #include <plat/dma.h> |
f5f9d7bf MLC |
43 | #include <plat/omap_hwmod.h> |
44 | #include "omap-mcpdm.h" | |
db72c2f8 MLC |
45 | #include "omap-pcm.h" |
46 | ||
f5f9d7bf MLC |
47 | struct omap_mcpdm { |
48 | struct device *dev; | |
49 | unsigned long phys_base; | |
50 | void __iomem *io_base; | |
51 | int irq; | |
db72c2f8 | 52 | |
f5f9d7bf MLC |
53 | struct mutex mutex; |
54 | ||
55 | /* channel data */ | |
56 | u32 dn_channels; | |
57 | u32 up_channels; | |
db72c2f8 | 58 | |
f5f9d7bf MLC |
59 | /* McPDM FIFO thresholds */ |
60 | u32 dn_threshold; | |
61 | u32 up_threshold; | |
89b0d550 PU |
62 | |
63 | /* McPDM dn offsets for rx1, and 2 channels */ | |
64 | u32 dn_rx_offset; | |
db72c2f8 MLC |
65 | }; |
66 | ||
67 | /* | |
68 | * Stream DMA parameters | |
69 | */ | |
70 | static struct omap_pcm_dma_data omap_mcpdm_dai_dma_params[] = { | |
71 | { | |
72 | .name = "Audio playback", | |
73 | .dma_req = OMAP44XX_DMA_MCPDM_DL, | |
74 | .data_type = OMAP_DMA_DATA_TYPE_S32, | |
75 | .sync_mode = OMAP_DMA_SYNC_PACKET, | |
f5f9d7bf | 76 | .port_addr = OMAP44XX_MCPDM_L3_BASE + MCPDM_REG_DN_DATA, |
db72c2f8 MLC |
77 | }, |
78 | { | |
79 | .name = "Audio capture", | |
80 | .dma_req = OMAP44XX_DMA_MCPDM_UP, | |
81 | .data_type = OMAP_DMA_DATA_TYPE_S32, | |
82 | .sync_mode = OMAP_DMA_SYNC_PACKET, | |
f5f9d7bf | 83 | .port_addr = OMAP44XX_MCPDM_L3_BASE + MCPDM_REG_UP_DATA, |
db72c2f8 MLC |
84 | }, |
85 | }; | |
86 | ||
f5f9d7bf | 87 | static inline void omap_mcpdm_write(struct omap_mcpdm *mcpdm, u16 reg, u32 val) |
db72c2f8 | 88 | { |
f5f9d7bf MLC |
89 | __raw_writel(val, mcpdm->io_base + reg); |
90 | } | |
db72c2f8 | 91 | |
f5f9d7bf MLC |
92 | static inline int omap_mcpdm_read(struct omap_mcpdm *mcpdm, u16 reg) |
93 | { | |
94 | return __raw_readl(mcpdm->io_base + reg); | |
95 | } | |
db72c2f8 | 96 | |
f5f9d7bf MLC |
97 | #ifdef DEBUG |
98 | static void omap_mcpdm_reg_dump(struct omap_mcpdm *mcpdm) | |
99 | { | |
100 | dev_dbg(mcpdm->dev, "***********************\n"); | |
101 | dev_dbg(mcpdm->dev, "IRQSTATUS_RAW: 0x%04x\n", | |
102 | omap_mcpdm_read(mcpdm, MCPDM_REG_IRQSTATUS_RAW)); | |
103 | dev_dbg(mcpdm->dev, "IRQSTATUS: 0x%04x\n", | |
104 | omap_mcpdm_read(mcpdm, MCPDM_REG_IRQSTATUS)); | |
105 | dev_dbg(mcpdm->dev, "IRQENABLE_SET: 0x%04x\n", | |
106 | omap_mcpdm_read(mcpdm, MCPDM_REG_IRQENABLE_SET)); | |
107 | dev_dbg(mcpdm->dev, "IRQENABLE_CLR: 0x%04x\n", | |
108 | omap_mcpdm_read(mcpdm, MCPDM_REG_IRQENABLE_CLR)); | |
109 | dev_dbg(mcpdm->dev, "IRQWAKE_EN: 0x%04x\n", | |
110 | omap_mcpdm_read(mcpdm, MCPDM_REG_IRQWAKE_EN)); | |
111 | dev_dbg(mcpdm->dev, "DMAENABLE_SET: 0x%04x\n", | |
112 | omap_mcpdm_read(mcpdm, MCPDM_REG_DMAENABLE_SET)); | |
113 | dev_dbg(mcpdm->dev, "DMAENABLE_CLR: 0x%04x\n", | |
114 | omap_mcpdm_read(mcpdm, MCPDM_REG_DMAENABLE_CLR)); | |
115 | dev_dbg(mcpdm->dev, "DMAWAKEEN: 0x%04x\n", | |
116 | omap_mcpdm_read(mcpdm, MCPDM_REG_DMAWAKEEN)); | |
117 | dev_dbg(mcpdm->dev, "CTRL: 0x%04x\n", | |
118 | omap_mcpdm_read(mcpdm, MCPDM_REG_CTRL)); | |
119 | dev_dbg(mcpdm->dev, "DN_DATA: 0x%04x\n", | |
120 | omap_mcpdm_read(mcpdm, MCPDM_REG_DN_DATA)); | |
121 | dev_dbg(mcpdm->dev, "UP_DATA: 0x%04x\n", | |
122 | omap_mcpdm_read(mcpdm, MCPDM_REG_UP_DATA)); | |
123 | dev_dbg(mcpdm->dev, "FIFO_CTRL_DN: 0x%04x\n", | |
124 | omap_mcpdm_read(mcpdm, MCPDM_REG_FIFO_CTRL_DN)); | |
125 | dev_dbg(mcpdm->dev, "FIFO_CTRL_UP: 0x%04x\n", | |
126 | omap_mcpdm_read(mcpdm, MCPDM_REG_FIFO_CTRL_UP)); | |
127 | dev_dbg(mcpdm->dev, "***********************\n"); | |
db72c2f8 | 128 | } |
f5f9d7bf MLC |
129 | #else |
130 | static void omap_mcpdm_reg_dump(struct omap_mcpdm *mcpdm) {} | |
131 | #endif | |
db72c2f8 | 132 | |
f5f9d7bf MLC |
133 | /* |
134 | * Enables the transfer through the PDM interface to/from the Phoenix | |
135 | * codec by enabling the corresponding UP or DN channels. | |
136 | */ | |
137 | static void omap_mcpdm_start(struct omap_mcpdm *mcpdm) | |
138 | { | |
139 | u32 ctrl = omap_mcpdm_read(mcpdm, MCPDM_REG_CTRL); | |
140 | ||
141 | ctrl |= (MCPDM_SW_DN_RST | MCPDM_SW_UP_RST); | |
142 | omap_mcpdm_write(mcpdm, MCPDM_REG_CTRL, ctrl); | |
143 | ||
144 | ctrl |= mcpdm->dn_channels | mcpdm->up_channels; | |
145 | omap_mcpdm_write(mcpdm, MCPDM_REG_CTRL, ctrl); | |
146 | ||
147 | ctrl &= ~(MCPDM_SW_DN_RST | MCPDM_SW_UP_RST); | |
148 | omap_mcpdm_write(mcpdm, MCPDM_REG_CTRL, ctrl); | |
149 | } | |
150 | ||
151 | /* | |
152 | * Disables the transfer through the PDM interface to/from the Phoenix | |
153 | * codec by disabling the corresponding UP or DN channels. | |
154 | */ | |
155 | static void omap_mcpdm_stop(struct omap_mcpdm *mcpdm) | |
156 | { | |
157 | u32 ctrl = omap_mcpdm_read(mcpdm, MCPDM_REG_CTRL); | |
158 | ||
159 | ctrl |= (MCPDM_SW_DN_RST | MCPDM_SW_UP_RST); | |
160 | omap_mcpdm_write(mcpdm, MCPDM_REG_CTRL, ctrl); | |
161 | ||
162 | ctrl &= ~(mcpdm->dn_channels | mcpdm->up_channels); | |
163 | omap_mcpdm_write(mcpdm, MCPDM_REG_CTRL, ctrl); | |
164 | ||
165 | ctrl &= ~(MCPDM_SW_DN_RST | MCPDM_SW_UP_RST); | |
166 | omap_mcpdm_write(mcpdm, MCPDM_REG_CTRL, ctrl); | |
167 | ||
168 | } | |
169 | ||
170 | /* | |
171 | * Is the physical McPDM interface active. | |
172 | */ | |
173 | static inline int omap_mcpdm_active(struct omap_mcpdm *mcpdm) | |
174 | { | |
175 | return omap_mcpdm_read(mcpdm, MCPDM_REG_CTRL) & | |
176 | (MCPDM_PDM_DN_MASK | MCPDM_PDM_UP_MASK); | |
177 | } | |
178 | ||
179 | /* | |
180 | * Configures McPDM uplink, and downlink for audio. | |
181 | * This function should be called before omap_mcpdm_start. | |
182 | */ | |
183 | static void omap_mcpdm_open_streams(struct omap_mcpdm *mcpdm) | |
184 | { | |
185 | omap_mcpdm_write(mcpdm, MCPDM_REG_IRQENABLE_SET, | |
186 | MCPDM_DN_IRQ_EMPTY | MCPDM_DN_IRQ_FULL | | |
187 | MCPDM_UP_IRQ_EMPTY | MCPDM_UP_IRQ_FULL); | |
188 | ||
89b0d550 PU |
189 | /* Enable DN RX1/2 offset cancellation feature, if configured */ |
190 | if (mcpdm->dn_rx_offset) { | |
191 | u32 dn_offset = mcpdm->dn_rx_offset; | |
192 | ||
193 | omap_mcpdm_write(mcpdm, MCPDM_REG_DN_OFFSET, dn_offset); | |
194 | dn_offset |= (MCPDM_DN_OFST_RX1_EN | MCPDM_DN_OFST_RX2_EN); | |
195 | omap_mcpdm_write(mcpdm, MCPDM_REG_DN_OFFSET, dn_offset); | |
196 | } | |
197 | ||
f5f9d7bf MLC |
198 | omap_mcpdm_write(mcpdm, MCPDM_REG_FIFO_CTRL_DN, mcpdm->dn_threshold); |
199 | omap_mcpdm_write(mcpdm, MCPDM_REG_FIFO_CTRL_UP, mcpdm->up_threshold); | |
200 | ||
201 | omap_mcpdm_write(mcpdm, MCPDM_REG_DMAENABLE_SET, | |
202 | MCPDM_DMA_DN_ENABLE | MCPDM_DMA_UP_ENABLE); | |
203 | } | |
204 | ||
205 | /* | |
206 | * Cleans McPDM uplink, and downlink configuration. | |
207 | * This function should be called when the stream is closed. | |
208 | */ | |
209 | static void omap_mcpdm_close_streams(struct omap_mcpdm *mcpdm) | |
db72c2f8 | 210 | { |
f5f9d7bf MLC |
211 | /* Disable irq request generation for downlink */ |
212 | omap_mcpdm_write(mcpdm, MCPDM_REG_IRQENABLE_CLR, | |
213 | MCPDM_DN_IRQ_EMPTY | MCPDM_DN_IRQ_FULL); | |
214 | ||
215 | /* Disable DMA request generation for downlink */ | |
216 | omap_mcpdm_write(mcpdm, MCPDM_REG_DMAENABLE_CLR, MCPDM_DMA_DN_ENABLE); | |
217 | ||
218 | /* Disable irq request generation for uplink */ | |
219 | omap_mcpdm_write(mcpdm, MCPDM_REG_IRQENABLE_CLR, | |
220 | MCPDM_UP_IRQ_EMPTY | MCPDM_UP_IRQ_FULL); | |
221 | ||
222 | /* Disable DMA request generation for uplink */ | |
223 | omap_mcpdm_write(mcpdm, MCPDM_REG_DMAENABLE_CLR, MCPDM_DMA_UP_ENABLE); | |
89b0d550 PU |
224 | |
225 | /* Disable RX1/2 offset cancellation */ | |
226 | if (mcpdm->dn_rx_offset) | |
227 | omap_mcpdm_write(mcpdm, MCPDM_REG_DN_OFFSET, 0); | |
f5f9d7bf MLC |
228 | } |
229 | ||
230 | static irqreturn_t omap_mcpdm_irq_handler(int irq, void *dev_id) | |
231 | { | |
232 | struct omap_mcpdm *mcpdm = dev_id; | |
233 | int irq_status; | |
234 | ||
235 | irq_status = omap_mcpdm_read(mcpdm, MCPDM_REG_IRQSTATUS); | |
236 | ||
237 | /* Acknowledge irq event */ | |
238 | omap_mcpdm_write(mcpdm, MCPDM_REG_IRQSTATUS, irq_status); | |
239 | ||
240 | if (irq_status & MCPDM_DN_IRQ_FULL) | |
241 | dev_dbg(mcpdm->dev, "DN (playback) FIFO Full\n"); | |
242 | ||
243 | if (irq_status & MCPDM_DN_IRQ_EMPTY) | |
244 | dev_dbg(mcpdm->dev, "DN (playback) FIFO Empty\n"); | |
245 | ||
246 | if (irq_status & MCPDM_DN_IRQ) | |
247 | dev_dbg(mcpdm->dev, "DN (playback) write request\n"); | |
248 | ||
249 | if (irq_status & MCPDM_UP_IRQ_FULL) | |
250 | dev_dbg(mcpdm->dev, "UP (capture) FIFO Full\n"); | |
251 | ||
252 | if (irq_status & MCPDM_UP_IRQ_EMPTY) | |
253 | dev_dbg(mcpdm->dev, "UP (capture) FIFO Empty\n"); | |
254 | ||
255 | if (irq_status & MCPDM_UP_IRQ) | |
256 | dev_dbg(mcpdm->dev, "UP (capture) write request\n"); | |
257 | ||
258 | return IRQ_HANDLED; | |
db72c2f8 MLC |
259 | } |
260 | ||
f5f9d7bf | 261 | static int omap_mcpdm_dai_startup(struct snd_pcm_substream *substream, |
db72c2f8 MLC |
262 | struct snd_soc_dai *dai) |
263 | { | |
f5f9d7bf | 264 | struct omap_mcpdm *mcpdm = snd_soc_dai_get_drvdata(dai); |
db72c2f8 | 265 | |
f5f9d7bf MLC |
266 | mutex_lock(&mcpdm->mutex); |
267 | ||
268 | if (!dai->active) { | |
f5f9d7bf MLC |
269 | /* Enable watch dog for ES above ES 1.0 to avoid saturation */ |
270 | if (omap_rev() != OMAP4430_REV_ES1_0) { | |
271 | u32 ctrl = omap_mcpdm_read(mcpdm, MCPDM_REG_CTRL); | |
272 | ||
273 | omap_mcpdm_write(mcpdm, MCPDM_REG_CTRL, | |
274 | ctrl | MCPDM_WD_EN); | |
275 | } | |
276 | omap_mcpdm_open_streams(mcpdm); | |
db72c2f8 MLC |
277 | } |
278 | ||
f5f9d7bf MLC |
279 | mutex_unlock(&mcpdm->mutex); |
280 | ||
281 | return 0; | |
282 | } | |
283 | ||
284 | static void omap_mcpdm_dai_shutdown(struct snd_pcm_substream *substream, | |
285 | struct snd_soc_dai *dai) | |
286 | { | |
287 | struct omap_mcpdm *mcpdm = snd_soc_dai_get_drvdata(dai); | |
288 | ||
289 | mutex_lock(&mcpdm->mutex); | |
290 | ||
291 | if (!dai->active) { | |
292 | if (omap_mcpdm_active(mcpdm)) { | |
293 | omap_mcpdm_stop(mcpdm); | |
294 | omap_mcpdm_close_streams(mcpdm); | |
295 | } | |
f5f9d7bf MLC |
296 | } |
297 | ||
298 | mutex_unlock(&mcpdm->mutex); | |
db72c2f8 MLC |
299 | } |
300 | ||
301 | static int omap_mcpdm_dai_hw_params(struct snd_pcm_substream *substream, | |
302 | struct snd_pcm_hw_params *params, | |
303 | struct snd_soc_dai *dai) | |
304 | { | |
f5f9d7bf | 305 | struct omap_mcpdm *mcpdm = snd_soc_dai_get_drvdata(dai); |
db72c2f8 | 306 | int stream = substream->stream; |
f5f9d7bf MLC |
307 | struct omap_pcm_dma_data *dma_data; |
308 | int channels; | |
309 | int link_mask = 0; | |
db72c2f8 | 310 | |
db72c2f8 MLC |
311 | channels = params_channels(params); |
312 | switch (channels) { | |
3b5b516f PU |
313 | case 5: |
314 | if (stream == SNDRV_PCM_STREAM_CAPTURE) | |
315 | /* up to 3 channels for capture */ | |
316 | return -EINVAL; | |
317 | link_mask |= 1 << 4; | |
db72c2f8 MLC |
318 | case 4: |
319 | if (stream == SNDRV_PCM_STREAM_CAPTURE) | |
3b5b516f | 320 | /* up to 3 channels for capture */ |
db72c2f8 MLC |
321 | return -EINVAL; |
322 | link_mask |= 1 << 3; | |
323 | case 3: | |
db72c2f8 MLC |
324 | link_mask |= 1 << 2; |
325 | case 2: | |
326 | link_mask |= 1 << 1; | |
327 | case 1: | |
328 | link_mask |= 1 << 0; | |
329 | break; | |
330 | default: | |
331 | /* unsupported number of channels */ | |
332 | return -EINVAL; | |
333 | } | |
334 | ||
b199adfd | 335 | dma_data = &omap_mcpdm_dai_dma_params[stream]; |
b199adfd | 336 | |
f5f9d7bf | 337 | /* Configure McPDM channels, and DMA packet size */ |
db72c2f8 | 338 | if (stream == SNDRV_PCM_STREAM_PLAYBACK) { |
f5f9d7bf MLC |
339 | mcpdm->dn_channels = link_mask << 3; |
340 | dma_data->packet_size = | |
341 | (MCPDM_DN_THRES_MAX - mcpdm->dn_threshold) * channels; | |
db72c2f8 | 342 | } else { |
f5f9d7bf MLC |
343 | mcpdm->up_channels = link_mask << 0; |
344 | dma_data->packet_size = mcpdm->up_threshold * channels; | |
db72c2f8 MLC |
345 | } |
346 | ||
b199adfd | 347 | snd_soc_dai_set_dma_data(dai, substream, dma_data); |
f5f9d7bf MLC |
348 | |
349 | return 0; | |
db72c2f8 MLC |
350 | } |
351 | ||
f5f9d7bf | 352 | static int omap_mcpdm_prepare(struct snd_pcm_substream *substream, |
db72c2f8 MLC |
353 | struct snd_soc_dai *dai) |
354 | { | |
f5f9d7bf | 355 | struct omap_mcpdm *mcpdm = snd_soc_dai_get_drvdata(dai); |
db72c2f8 | 356 | |
f5f9d7bf MLC |
357 | if (!omap_mcpdm_active(mcpdm)) { |
358 | omap_mcpdm_start(mcpdm); | |
359 | omap_mcpdm_reg_dump(mcpdm); | |
360 | } | |
db72c2f8 | 361 | |
f5f9d7bf | 362 | return 0; |
db72c2f8 MLC |
363 | } |
364 | ||
85e7652d | 365 | static const struct snd_soc_dai_ops omap_mcpdm_dai_ops = { |
db72c2f8 MLC |
366 | .startup = omap_mcpdm_dai_startup, |
367 | .shutdown = omap_mcpdm_dai_shutdown, | |
db72c2f8 | 368 | .hw_params = omap_mcpdm_dai_hw_params, |
f5f9d7bf | 369 | .prepare = omap_mcpdm_prepare, |
db72c2f8 MLC |
370 | }; |
371 | ||
f5f9d7bf MLC |
372 | static int omap_mcpdm_probe(struct snd_soc_dai *dai) |
373 | { | |
374 | struct omap_mcpdm *mcpdm = snd_soc_dai_get_drvdata(dai); | |
375 | int ret; | |
376 | ||
377 | pm_runtime_enable(mcpdm->dev); | |
378 | ||
379 | /* Disable lines while request is ongoing */ | |
380 | pm_runtime_get_sync(mcpdm->dev); | |
381 | omap_mcpdm_write(mcpdm, MCPDM_REG_CTRL, 0x00); | |
382 | ||
383 | ret = request_irq(mcpdm->irq, omap_mcpdm_irq_handler, | |
384 | 0, "McPDM", (void *)mcpdm); | |
db72c2f8 | 385 | |
f5f9d7bf MLC |
386 | pm_runtime_put_sync(mcpdm->dev); |
387 | ||
388 | if (ret) { | |
389 | dev_err(mcpdm->dev, "Request for IRQ failed\n"); | |
390 | pm_runtime_disable(mcpdm->dev); | |
391 | } | |
392 | ||
393 | /* Configure McPDM threshold values */ | |
394 | mcpdm->dn_threshold = 2; | |
395 | mcpdm->up_threshold = MCPDM_UP_THRES_MAX - 3; | |
396 | return ret; | |
397 | } | |
398 | ||
399 | static int omap_mcpdm_remove(struct snd_soc_dai *dai) | |
f0fba2ad | 400 | { |
f5f9d7bf MLC |
401 | struct omap_mcpdm *mcpdm = snd_soc_dai_get_drvdata(dai); |
402 | ||
403 | free_irq(mcpdm->irq, (void *)mcpdm); | |
404 | pm_runtime_disable(mcpdm->dev); | |
405 | ||
f0fba2ad LG |
406 | return 0; |
407 | } | |
408 | ||
f5f9d7bf MLC |
409 | #define OMAP_MCPDM_RATES (SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000) |
410 | #define OMAP_MCPDM_FORMATS SNDRV_PCM_FMTBIT_S32_LE | |
411 | ||
f0fba2ad | 412 | static struct snd_soc_dai_driver omap_mcpdm_dai = { |
f5f9d7bf MLC |
413 | .probe = omap_mcpdm_probe, |
414 | .remove = omap_mcpdm_remove, | |
415 | .probe_order = SND_SOC_COMP_ORDER_LATE, | |
416 | .remove_order = SND_SOC_COMP_ORDER_EARLY, | |
db72c2f8 MLC |
417 | .playback = { |
418 | .channels_min = 1, | |
3b5b516f | 419 | .channels_max = 5, |
db72c2f8 MLC |
420 | .rates = OMAP_MCPDM_RATES, |
421 | .formats = OMAP_MCPDM_FORMATS, | |
b4badd49 | 422 | .sig_bits = 24, |
db72c2f8 MLC |
423 | }, |
424 | .capture = { | |
425 | .channels_min = 1, | |
3b5b516f | 426 | .channels_max = 3, |
db72c2f8 MLC |
427 | .rates = OMAP_MCPDM_RATES, |
428 | .formats = OMAP_MCPDM_FORMATS, | |
b4badd49 | 429 | .sig_bits = 24, |
db72c2f8 MLC |
430 | }, |
431 | .ops = &omap_mcpdm_dai_ops, | |
db72c2f8 | 432 | }; |
f0fba2ad | 433 | |
89b0d550 PU |
434 | void omap_mcpdm_configure_dn_offsets(struct snd_soc_pcm_runtime *rtd, |
435 | u8 rx1, u8 rx2) | |
436 | { | |
437 | struct omap_mcpdm *mcpdm = snd_soc_dai_get_drvdata(rtd->cpu_dai); | |
438 | ||
439 | mcpdm->dn_rx_offset = MCPDM_DNOFST_RX1(rx1) | MCPDM_DNOFST_RX2(rx2); | |
440 | } | |
441 | EXPORT_SYMBOL_GPL(omap_mcpdm_configure_dn_offsets); | |
442 | ||
f0fba2ad LG |
443 | static __devinit int asoc_mcpdm_probe(struct platform_device *pdev) |
444 | { | |
f5f9d7bf MLC |
445 | struct omap_mcpdm *mcpdm; |
446 | struct resource *res; | |
447 | int ret = 0; | |
448 | ||
449 | mcpdm = kzalloc(sizeof(struct omap_mcpdm), GFP_KERNEL); | |
450 | if (!mcpdm) | |
451 | return -ENOMEM; | |
452 | ||
453 | platform_set_drvdata(pdev, mcpdm); | |
454 | ||
455 | mutex_init(&mcpdm->mutex); | |
456 | ||
457 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
458 | if (res == NULL) { | |
459 | dev_err(&pdev->dev, "no resource\n"); | |
460 | goto err_res; | |
461 | } | |
462 | ||
463 | if (!request_mem_region(res->start, resource_size(res), "McPDM")) { | |
464 | ret = -EBUSY; | |
465 | goto err_res; | |
466 | } | |
467 | ||
468 | mcpdm->io_base = ioremap(res->start, resource_size(res)); | |
469 | if (!mcpdm->io_base) { | |
470 | ret = -ENOMEM; | |
471 | goto err_iomap; | |
472 | } | |
473 | ||
474 | mcpdm->irq = platform_get_irq(pdev, 0); | |
475 | if (mcpdm->irq < 0) { | |
476 | ret = mcpdm->irq; | |
477 | goto err_irq; | |
478 | } | |
479 | ||
480 | mcpdm->dev = &pdev->dev; | |
f0fba2ad | 481 | |
f0fba2ad | 482 | ret = snd_soc_register_dai(&pdev->dev, &omap_mcpdm_dai); |
f5f9d7bf MLC |
483 | if (!ret) |
484 | return 0; | |
485 | ||
486 | err_irq: | |
487 | iounmap(mcpdm->io_base); | |
488 | err_iomap: | |
489 | release_mem_region(res->start, resource_size(res)); | |
490 | err_res: | |
491 | kfree(mcpdm); | |
f0fba2ad LG |
492 | return ret; |
493 | } | |
494 | ||
495 | static int __devexit asoc_mcpdm_remove(struct platform_device *pdev) | |
496 | { | |
f5f9d7bf MLC |
497 | struct omap_mcpdm *mcpdm = platform_get_drvdata(pdev); |
498 | struct resource *res; | |
499 | ||
f0fba2ad | 500 | snd_soc_unregister_dai(&pdev->dev); |
f5f9d7bf MLC |
501 | |
502 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
503 | iounmap(mcpdm->io_base); | |
504 | release_mem_region(res->start, resource_size(res)); | |
505 | ||
506 | kfree(mcpdm); | |
f0fba2ad LG |
507 | return 0; |
508 | } | |
509 | ||
510 | static struct platform_driver asoc_mcpdm_driver = { | |
511 | .driver = { | |
f5f9d7bf MLC |
512 | .name = "omap-mcpdm", |
513 | .owner = THIS_MODULE, | |
f0fba2ad LG |
514 | }, |
515 | ||
f5f9d7bf MLC |
516 | .probe = asoc_mcpdm_probe, |
517 | .remove = __devexit_p(asoc_mcpdm_remove), | |
f0fba2ad | 518 | }; |
db72c2f8 | 519 | |
beda5bf5 | 520 | module_platform_driver(asoc_mcpdm_driver); |
db72c2f8 | 521 | |
f5f9d7bf | 522 | MODULE_AUTHOR("Misael Lopez Cruz <misael.lopez@ti.com>"); |
db72c2f8 MLC |
523 | MODULE_DESCRIPTION("OMAP PDM SoC Interface"); |
524 | MODULE_LICENSE("GPL"); |