ASoC: multi-component - ASoC Multi-Component Support
[deliverable/linux.git] / sound / soc / s3c24xx / s3c-pcm.c
CommitLineData
357a1db9
JB
1/* sound/soc/s3c24xx/s3c-pcm.c
2 *
3 * ALSA SoC Audio Layer - S3C PCM-Controller driver
4 *
5 * Copyright (c) 2009 Samsung Electronics Co. Ltd
6 * Author: Jaswinder Singh <jassi.brar@samsung.com>
7 * based upon I2S drivers by Ben Dooks.
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 */
13
14#include <linux/init.h>
15#include <linux/module.h>
16#include <linux/device.h>
17#include <linux/delay.h>
18#include <linux/clk.h>
19#include <linux/kernel.h>
20#include <linux/gpio.h>
21#include <linux/io.h>
22
23#include <sound/core.h>
24#include <sound/pcm.h>
25#include <sound/pcm_params.h>
26#include <sound/initval.h>
27#include <sound/soc.h>
28
29#include <plat/audio.h>
30#include <plat/dma.h>
31
32#include "s3c-dma.h"
33#include "s3c-pcm.h"
34
35static struct s3c2410_dma_client s3c_pcm_dma_client_out = {
36 .name = "PCM Stereo out"
37};
38
39static struct s3c2410_dma_client s3c_pcm_dma_client_in = {
40 .name = "PCM Stereo in"
41};
42
43static struct s3c_dma_params s3c_pcm_stereo_out[] = {
44 [0] = {
45 .client = &s3c_pcm_dma_client_out,
46 .dma_size = 4,
47 },
48 [1] = {
49 .client = &s3c_pcm_dma_client_out,
50 .dma_size = 4,
51 },
52};
53
54static struct s3c_dma_params s3c_pcm_stereo_in[] = {
55 [0] = {
56 .client = &s3c_pcm_dma_client_in,
57 .dma_size = 4,
58 },
59 [1] = {
60 .client = &s3c_pcm_dma_client_in,
61 .dma_size = 4,
62 },
63};
64
65static struct s3c_pcm_info s3c_pcm[2];
66
357a1db9
JB
67static void s3c_pcm_snd_txctrl(struct s3c_pcm_info *pcm, int on)
68{
69 void __iomem *regs = pcm->regs;
70 u32 ctl, clkctl;
71
72 clkctl = readl(regs + S3C_PCM_CLKCTL);
73 ctl = readl(regs + S3C_PCM_CTL);
74 ctl &= ~(S3C_PCM_CTL_TXDIPSTICK_MASK
75 << S3C_PCM_CTL_TXDIPSTICK_SHIFT);
76
77 if (on) {
78 ctl |= S3C_PCM_CTL_TXDMA_EN;
79 ctl |= S3C_PCM_CTL_TXFIFO_EN;
80 ctl |= S3C_PCM_CTL_ENABLE;
81 ctl |= (0x20<<S3C_PCM_CTL_TXDIPSTICK_SHIFT);
82 clkctl |= S3C_PCM_CLKCTL_SERCLK_EN;
83 } else {
84 ctl &= ~S3C_PCM_CTL_TXDMA_EN;
85 ctl &= ~S3C_PCM_CTL_TXFIFO_EN;
86
87 if (!(ctl & S3C_PCM_CTL_RXFIFO_EN)) {
88 ctl &= ~S3C_PCM_CTL_ENABLE;
89 if (!pcm->idleclk)
90 clkctl |= S3C_PCM_CLKCTL_SERCLK_EN;
91 }
92 }
93
94 writel(clkctl, regs + S3C_PCM_CLKCTL);
95 writel(ctl, regs + S3C_PCM_CTL);
96}
97
98static void s3c_pcm_snd_rxctrl(struct s3c_pcm_info *pcm, int on)
99{
100 void __iomem *regs = pcm->regs;
101 u32 ctl, clkctl;
102
103 ctl = readl(regs + S3C_PCM_CTL);
104 clkctl = readl(regs + S3C_PCM_CLKCTL);
105
106 if (on) {
107 ctl |= S3C_PCM_CTL_RXDMA_EN;
108 ctl |= S3C_PCM_CTL_RXFIFO_EN;
109 ctl |= S3C_PCM_CTL_ENABLE;
110 clkctl |= S3C_PCM_CLKCTL_SERCLK_EN;
111 } else {
112 ctl &= ~S3C_PCM_CTL_RXDMA_EN;
113 ctl &= ~S3C_PCM_CTL_RXFIFO_EN;
114
115 if (!(ctl & S3C_PCM_CTL_TXFIFO_EN)) {
116 ctl &= ~S3C_PCM_CTL_ENABLE;
117 if (!pcm->idleclk)
118 clkctl |= S3C_PCM_CLKCTL_SERCLK_EN;
119 }
120 }
121
122 writel(clkctl, regs + S3C_PCM_CLKCTL);
123 writel(ctl, regs + S3C_PCM_CTL);
124}
125
126static int s3c_pcm_trigger(struct snd_pcm_substream *substream, int cmd,
127 struct snd_soc_dai *dai)
128{
129 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 130 struct s3c_pcm_info *pcm = snd_soc_dai_get_drvdata(rtd->cpu_dai);
357a1db9
JB
131 unsigned long flags;
132
133 dev_dbg(pcm->dev, "Entered %s\n", __func__);
134
135 switch (cmd) {
136 case SNDRV_PCM_TRIGGER_START:
137 case SNDRV_PCM_TRIGGER_RESUME:
138 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
139 spin_lock_irqsave(&pcm->lock, flags);
140
141 if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
142 s3c_pcm_snd_rxctrl(pcm, 1);
143 else
144 s3c_pcm_snd_txctrl(pcm, 1);
145
146 spin_unlock_irqrestore(&pcm->lock, flags);
147 break;
148
149 case SNDRV_PCM_TRIGGER_STOP:
150 case SNDRV_PCM_TRIGGER_SUSPEND:
151 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
152 spin_lock_irqsave(&pcm->lock, flags);
153
154 if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
155 s3c_pcm_snd_rxctrl(pcm, 0);
156 else
157 s3c_pcm_snd_txctrl(pcm, 0);
158
159 spin_unlock_irqrestore(&pcm->lock, flags);
160 break;
161
162 default:
163 return -EINVAL;
164 }
165
166 return 0;
167}
168
169static int s3c_pcm_hw_params(struct snd_pcm_substream *substream,
170 struct snd_pcm_hw_params *params,
171 struct snd_soc_dai *socdai)
172{
173 struct snd_soc_pcm_runtime *rtd = substream->private_data;
f0fba2ad 174 struct s3c_pcm_info *pcm = snd_soc_dai_get_drvdata(rtd->cpu_dai);
5f712b2b 175 struct s3c_dma_params *dma_data;
357a1db9
JB
176 void __iomem *regs = pcm->regs;
177 struct clk *clk;
178 int sclk_div, sync_div;
179 unsigned long flags;
180 u32 clkctl;
181
182 dev_dbg(pcm->dev, "Entered %s\n", __func__);
183
184 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
5f712b2b 185 dma_data = pcm->dma_playback;
357a1db9 186 else
5f712b2b
DM
187 dma_data = pcm->dma_capture;
188
f0fba2ad 189 snd_soc_dai_set_dma_data(rtd->cpu_dai, substream, dma_data);
357a1db9
JB
190
191 /* Strictly check for sample size */
192 switch (params_format(params)) {
193 case SNDRV_PCM_FORMAT_S16_LE:
194 break;
195 default:
196 return -EINVAL;
197 }
198
199 spin_lock_irqsave(&pcm->lock, flags);
200
201 /* Get hold of the PCMSOURCE_CLK */
202 clkctl = readl(regs + S3C_PCM_CLKCTL);
203 if (clkctl & S3C_PCM_CLKCTL_SERCLKSEL_PCLK)
204 clk = pcm->pclk;
205 else
206 clk = pcm->cclk;
207
208 /* Set the SCLK divider */
209 sclk_div = clk_get_rate(clk) / pcm->sclk_per_fs /
210 params_rate(params) / 2 - 1;
211
212 clkctl &= ~(S3C_PCM_CLKCTL_SCLKDIV_MASK
213 << S3C_PCM_CLKCTL_SCLKDIV_SHIFT);
214 clkctl |= ((sclk_div & S3C_PCM_CLKCTL_SCLKDIV_MASK)
215 << S3C_PCM_CLKCTL_SCLKDIV_SHIFT);
216
217 /* Set the SYNC divider */
218 sync_div = pcm->sclk_per_fs - 1;
219
220 clkctl &= ~(S3C_PCM_CLKCTL_SYNCDIV_MASK
221 << S3C_PCM_CLKCTL_SYNCDIV_SHIFT);
222 clkctl |= ((sync_div & S3C_PCM_CLKCTL_SYNCDIV_MASK)
223 << S3C_PCM_CLKCTL_SYNCDIV_SHIFT);
224
225 writel(clkctl, regs + S3C_PCM_CLKCTL);
226
227 spin_unlock_irqrestore(&pcm->lock, flags);
228
59cdd9bc 229 dev_dbg(pcm->dev, "PCMSOURCE_CLK-%lu SCLK=%ufs SCLK_DIV=%d SYNC_DIV=%d\n",
357a1db9
JB
230 clk_get_rate(clk), pcm->sclk_per_fs,
231 sclk_div, sync_div);
232
233 return 0;
234}
235
236static int s3c_pcm_set_fmt(struct snd_soc_dai *cpu_dai,
237 unsigned int fmt)
238{
f0fba2ad 239 struct s3c_pcm_info *pcm = snd_soc_dai_get_drvdata(cpu_dai);
357a1db9
JB
240 void __iomem *regs = pcm->regs;
241 unsigned long flags;
242 int ret = 0;
243 u32 ctl;
244
245 dev_dbg(pcm->dev, "Entered %s\n", __func__);
246
247 spin_lock_irqsave(&pcm->lock, flags);
248
249 ctl = readl(regs + S3C_PCM_CTL);
250
251 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
252 case SND_SOC_DAIFMT_NB_NF:
253 /* Nothing to do, NB_NF by default */
254 break;
255 default:
256 dev_err(pcm->dev, "Unsupported clock inversion!\n");
257 ret = -EINVAL;
258 goto exit;
259 }
260
261 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
262 case SND_SOC_DAIFMT_CBS_CFS:
263 /* Nothing to do, Master by default */
264 break;
265 default:
266 dev_err(pcm->dev, "Unsupported master/slave format!\n");
267 ret = -EINVAL;
268 goto exit;
269 }
270
271 switch (fmt & SND_SOC_DAIFMT_CLOCK_MASK) {
272 case SND_SOC_DAIFMT_CONT:
273 pcm->idleclk = 1;
274 break;
275 case SND_SOC_DAIFMT_GATED:
276 pcm->idleclk = 0;
277 break;
278 default:
279 dev_err(pcm->dev, "Invalid Clock gating request!\n");
280 ret = -EINVAL;
281 goto exit;
282 }
283
284 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
285 case SND_SOC_DAIFMT_DSP_A:
286 ctl |= S3C_PCM_CTL_TXMSB_AFTER_FSYNC;
287 ctl |= S3C_PCM_CTL_RXMSB_AFTER_FSYNC;
288 break;
289 case SND_SOC_DAIFMT_DSP_B:
290 ctl &= ~S3C_PCM_CTL_TXMSB_AFTER_FSYNC;
291 ctl &= ~S3C_PCM_CTL_RXMSB_AFTER_FSYNC;
292 break;
293 default:
294 dev_err(pcm->dev, "Unsupported data format!\n");
295 ret = -EINVAL;
296 goto exit;
297 }
298
299 writel(ctl, regs + S3C_PCM_CTL);
300
301exit:
302 spin_unlock_irqrestore(&pcm->lock, flags);
303
304 return ret;
305}
306
307static int s3c_pcm_set_clkdiv(struct snd_soc_dai *cpu_dai,
308 int div_id, int div)
309{
f0fba2ad 310 struct s3c_pcm_info *pcm = snd_soc_dai_get_drvdata(cpu_dai);
357a1db9
JB
311
312 switch (div_id) {
313 case S3C_PCM_SCLK_PER_FS:
314 pcm->sclk_per_fs = div;
315 break;
316
317 default:
318 return -EINVAL;
319 }
320
321 return 0;
322}
323
324static int s3c_pcm_set_sysclk(struct snd_soc_dai *cpu_dai,
325 int clk_id, unsigned int freq, int dir)
326{
f0fba2ad 327 struct s3c_pcm_info *pcm = snd_soc_dai_get_drvdata(cpu_dai);
357a1db9
JB
328 void __iomem *regs = pcm->regs;
329 u32 clkctl = readl(regs + S3C_PCM_CLKCTL);
330
331 switch (clk_id) {
332 case S3C_PCM_CLKSRC_PCLK:
333 clkctl |= S3C_PCM_CLKCTL_SERCLKSEL_PCLK;
334 break;
335
336 case S3C_PCM_CLKSRC_MUX:
337 clkctl &= ~S3C_PCM_CLKCTL_SERCLKSEL_PCLK;
338
339 if (clk_get_rate(pcm->cclk) != freq)
340 clk_set_rate(pcm->cclk, freq);
341
342 break;
343
344 default:
345 return -EINVAL;
346 }
347
348 writel(clkctl, regs + S3C_PCM_CLKCTL);
349
350 return 0;
351}
352
353static struct snd_soc_dai_ops s3c_pcm_dai_ops = {
354 .set_sysclk = s3c_pcm_set_sysclk,
355 .set_clkdiv = s3c_pcm_set_clkdiv,
356 .trigger = s3c_pcm_trigger,
357 .hw_params = s3c_pcm_hw_params,
358 .set_fmt = s3c_pcm_set_fmt,
359};
360
361#define S3C_PCM_RATES SNDRV_PCM_RATE_8000_96000
362
f0fba2ad 363#define S3C_PCM_DAI_DECLARE \
357a1db9 364{ \
f0fba2ad 365 .name = "samsung-dai", \
357a1db9
JB
366 .symmetric_rates = 1, \
367 .ops = &s3c_pcm_dai_ops, \
368 .playback = { \
369 .channels_min = 2, \
370 .channels_max = 2, \
371 .rates = S3C_PCM_RATES, \
372 .formats = SNDRV_PCM_FMTBIT_S16_LE, \
373 }, \
374 .capture = { \
375 .channels_min = 2, \
376 .channels_max = 2, \
377 .rates = S3C_PCM_RATES, \
378 .formats = SNDRV_PCM_FMTBIT_S16_LE, \
379 }, \
380}
381
f0fba2ad
LG
382struct snd_soc_dai_driver s3c_pcm_dai[] = {
383 S3C_PCM_DAI_DECLARE,
384 S3C_PCM_DAI_DECLARE,
357a1db9
JB
385};
386EXPORT_SYMBOL_GPL(s3c_pcm_dai);
387
388static __devinit int s3c_pcm_dev_probe(struct platform_device *pdev)
389{
390 struct s3c_pcm_info *pcm;
357a1db9
JB
391 struct resource *mem_res, *dmatx_res, *dmarx_res;
392 struct s3c_audio_pdata *pcm_pdata;
393 int ret;
394
395 /* Check for valid device index */
396 if ((pdev->id < 0) || pdev->id >= ARRAY_SIZE(s3c_pcm)) {
397 dev_err(&pdev->dev, "id %d out of range\n", pdev->id);
398 return -EINVAL;
399 }
400
401 pcm_pdata = pdev->dev.platform_data;
402
403 /* Check for availability of necessary resource */
404 dmatx_res = platform_get_resource(pdev, IORESOURCE_DMA, 0);
405 if (!dmatx_res) {
406 dev_err(&pdev->dev, "Unable to get PCM-TX dma resource\n");
407 return -ENXIO;
408 }
409
410 dmarx_res = platform_get_resource(pdev, IORESOURCE_DMA, 1);
411 if (!dmarx_res) {
412 dev_err(&pdev->dev, "Unable to get PCM-RX dma resource\n");
413 return -ENXIO;
414 }
415
416 mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
417 if (!mem_res) {
418 dev_err(&pdev->dev, "Unable to get register resource\n");
419 return -ENXIO;
420 }
421
422 if (pcm_pdata && pcm_pdata->cfg_gpio && pcm_pdata->cfg_gpio(pdev)) {
423 dev_err(&pdev->dev, "Unable to configure gpio\n");
424 return -EINVAL;
425 }
426
427 pcm = &s3c_pcm[pdev->id];
428 pcm->dev = &pdev->dev;
429
430 spin_lock_init(&pcm->lock);
431
357a1db9
JB
432 /* Default is 128fs */
433 pcm->sclk_per_fs = 128;
434
435 pcm->cclk = clk_get(&pdev->dev, "audio-bus");
436 if (IS_ERR(pcm->cclk)) {
437 dev_err(&pdev->dev, "failed to get audio-bus\n");
438 ret = PTR_ERR(pcm->cclk);
439 goto err1;
440 }
441 clk_enable(pcm->cclk);
442
443 /* record our pcm structure for later use in the callbacks */
f0fba2ad 444 dev_set_drvdata(&pdev->dev, pcm);
357a1db9
JB
445
446 if (!request_mem_region(mem_res->start,
447 resource_size(mem_res), "samsung-pcm")) {
448 dev_err(&pdev->dev, "Unable to request register region\n");
449 ret = -EBUSY;
450 goto err2;
451 }
452
453 pcm->regs = ioremap(mem_res->start, 0x100);
454 if (pcm->regs == NULL) {
455 dev_err(&pdev->dev, "cannot ioremap registers\n");
456 ret = -ENXIO;
457 goto err3;
458 }
459
460 pcm->pclk = clk_get(&pdev->dev, "pcm");
461 if (IS_ERR(pcm->pclk)) {
462 dev_err(&pdev->dev, "failed to get pcm_clock\n");
463 ret = -ENOENT;
464 goto err4;
465 }
466 clk_enable(pcm->pclk);
467
f0fba2ad 468 ret = snd_soc_register_dai(&pdev->dev, s3c_pcm_dai);
357a1db9
JB
469 if (ret != 0) {
470 dev_err(&pdev->dev, "failed to get pcm_clock\n");
471 goto err5;
472 }
473
474 s3c_pcm_stereo_in[pdev->id].dma_addr = mem_res->start
475 + S3C_PCM_RXFIFO;
476 s3c_pcm_stereo_out[pdev->id].dma_addr = mem_res->start
477 + S3C_PCM_TXFIFO;
478
479 s3c_pcm_stereo_in[pdev->id].channel = dmarx_res->start;
480 s3c_pcm_stereo_out[pdev->id].channel = dmatx_res->start;
481
482 pcm->dma_capture = &s3c_pcm_stereo_in[pdev->id];
483 pcm->dma_playback = &s3c_pcm_stereo_out[pdev->id];
484
485 return 0;
486
487err5:
488 clk_disable(pcm->pclk);
489 clk_put(pcm->pclk);
490err4:
491 iounmap(pcm->regs);
492err3:
493 release_mem_region(mem_res->start, resource_size(mem_res));
494err2:
495 clk_disable(pcm->cclk);
496 clk_put(pcm->cclk);
497err1:
498 return ret;
499}
500
501static __devexit int s3c_pcm_dev_remove(struct platform_device *pdev)
502{
503 struct s3c_pcm_info *pcm = &s3c_pcm[pdev->id];
504 struct resource *mem_res;
505
f0fba2ad
LG
506 snd_soc_unregister_dai(&pdev->dev);
507
357a1db9
JB
508 iounmap(pcm->regs);
509
510 mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
511 release_mem_region(mem_res->start, resource_size(mem_res));
512
513 clk_disable(pcm->cclk);
514 clk_disable(pcm->pclk);
515 clk_put(pcm->pclk);
516 clk_put(pcm->cclk);
517
518 return 0;
519}
520
521static struct platform_driver s3c_pcm_driver = {
522 .probe = s3c_pcm_dev_probe,
523 .remove = s3c_pcm_dev_remove,
524 .driver = {
f0fba2ad 525 .name = "samsung-pcm-audio",
357a1db9
JB
526 .owner = THIS_MODULE,
527 },
528};
529
530static int __init s3c_pcm_init(void)
531{
532 return platform_driver_register(&s3c_pcm_driver);
533}
534module_init(s3c_pcm_init);
535
536static void __exit s3c_pcm_exit(void)
537{
538 platform_driver_unregister(&s3c_pcm_driver);
539}
540module_exit(s3c_pcm_exit);
541
542/* Module information */
543MODULE_AUTHOR("Jaswinder Singh, <jassi.brar@samsung.com>");
544MODULE_DESCRIPTION("S3C PCM Controller Driver");
545MODULE_LICENSE("GPL");
This page took 0.06831 seconds and 5 git commands to generate.