projects / deliverable / binutils-gdb.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
opcodes/
[deliverable/binutils-gdb.git] / opcodes / mips-dis.c
... / ...
CommitLineData
1/* Print mips instructions for GDB, the GNU debugger, or for objdump.
2 Copyright 1989, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
3 2000, 2001, 2002, 2003, 2005, 2006, 2007, 2008, 2009, 2012
4 Free Software Foundation, Inc.
5 Contributed by Nobuyuki Hikichi(hikichi@sra.co.jp).
6
7 This file is part of the GNU opcodes library.
8
9 This library is free software; you can redistribute it and/or modify
10 it under the terms of the GNU General Public License as published by
11 the Free Software Foundation; either version 3, or (at your option)
12 any later version.
13
14 It is distributed in the hope that it will be useful, but WITHOUT
15 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
17 License for more details.
18
19 You should have received a copy of the GNU General Public License
20 along with this program; if not, write to the Free Software
21 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
22 MA 02110-1301, USA. */
23
24#include "sysdep.h"
25#include "dis-asm.h"
26#include "libiberty.h"
27#include "opcode/mips.h"
28#include "opintl.h"
29
30/* FIXME: These are needed to figure out if the code is mips16 or
31 not. The low bit of the address is often a good indicator. No
32 symbol table is available when this code runs out in an embedded
33 system as when it is used for disassembler support in a monitor. */
34
35#if !defined(EMBEDDED_ENV)
36#define SYMTAB_AVAILABLE 1
37#include "elf-bfd.h"
38#include "elf/mips.h"
39#endif
40
41/* Mips instructions are at maximum this many bytes long. */
42#define INSNLEN 4
43
44\f
45/* FIXME: These should be shared with gdb somehow. */
46
47struct mips_cp0sel_name
48{
49 unsigned int cp0reg;
50 unsigned int sel;
51 const char * const name;
52};
53
54static const char * const mips_gpr_names_numeric[32] =
55{
56 "$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7",
57 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15",
58 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23",
59 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31"
60};
61
62static const char * const mips_gpr_names_oldabi[32] =
63{
64 "zero", "at", "v0", "v1", "a0", "a1", "a2", "a3",
65 "t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7",
66 "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
67 "t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra"
68};
69
70static const char * const mips_gpr_names_newabi[32] =
71{
72 "zero", "at", "v0", "v1", "a0", "a1", "a2", "a3",
73 "a4", "a5", "a6", "a7", "t0", "t1", "t2", "t3",
74 "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
75 "t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra"
76};
77
78static const char * const mips_fpr_names_numeric[32] =
79{
80 "$f0", "$f1", "$f2", "$f3", "$f4", "$f5", "$f6", "$f7",
81 "$f8", "$f9", "$f10", "$f11", "$f12", "$f13", "$f14", "$f15",
82 "$f16", "$f17", "$f18", "$f19", "$f20", "$f21", "$f22", "$f23",
83 "$f24", "$f25", "$f26", "$f27", "$f28", "$f29", "$f30", "$f31"
84};
85
86static const char * const mips_fpr_names_32[32] =
87{
88 "fv0", "fv0f", "fv1", "fv1f", "ft0", "ft0f", "ft1", "ft1f",
89 "ft2", "ft2f", "ft3", "ft3f", "fa0", "fa0f", "fa1", "fa1f",
90 "ft4", "ft4f", "ft5", "ft5f", "fs0", "fs0f", "fs1", "fs1f",
91 "fs2", "fs2f", "fs3", "fs3f", "fs4", "fs4f", "fs5", "fs5f"
92};
93
94static const char * const mips_fpr_names_n32[32] =
95{
96 "fv0", "ft14", "fv1", "ft15", "ft0", "ft1", "ft2", "ft3",
97 "ft4", "ft5", "ft6", "ft7", "fa0", "fa1", "fa2", "fa3",
98 "fa4", "fa5", "fa6", "fa7", "fs0", "ft8", "fs1", "ft9",
99 "fs2", "ft10", "fs3", "ft11", "fs4", "ft12", "fs5", "ft13"
100};
101
102static const char * const mips_fpr_names_64[32] =
103{
104 "fv0", "ft12", "fv1", "ft13", "ft0", "ft1", "ft2", "ft3",
105 "ft4", "ft5", "ft6", "ft7", "fa0", "fa1", "fa2", "fa3",
106 "fa4", "fa5", "fa6", "fa7", "ft8", "ft9", "ft10", "ft11",
107 "fs0", "fs1", "fs2", "fs3", "fs4", "fs5", "fs6", "fs7"
108};
109
110static const char * const mips_cp0_names_numeric[32] =
111{
112 "$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7",
113 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15",
114 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23",
115 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31"
116};
117
118static const char * const mips_cp0_names_r3000[32] =
119{
120 "c0_index", "c0_random", "c0_entrylo", "$3",
121 "c0_context", "$5", "$6", "$7",
122 "c0_badvaddr", "$9", "c0_entryhi", "$11",
123 "c0_sr", "c0_cause", "c0_epc", "c0_prid",
124 "$16", "$17", "$18", "$19",
125 "$20", "$21", "$22", "$23",
126 "$24", "$25", "$26", "$27",
127 "$28", "$29", "$30", "$31",
128};
129
130static const char * const mips_cp0_names_r4000[32] =
131{
132 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
133 "c0_context", "c0_pagemask", "c0_wired", "$7",
134 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
135 "c0_sr", "c0_cause", "c0_epc", "c0_prid",
136 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
137 "c0_xcontext", "$21", "$22", "$23",
138 "$24", "$25", "c0_ecc", "c0_cacheerr",
139 "c0_taglo", "c0_taghi", "c0_errorepc", "$31",
140};
141
142static const char * const mips_cp0_names_r5900[32] =
143{
144 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
145 "c0_context", "c0_pagemask", "c0_wired", "$7",
146 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
147 "c0_sr", "c0_cause", "c0_epc", "c0_prid",
148 "c0_config", "$17", "$18", "$19",
149 "$20", "$21", "$22", "c0_badpaddr",
150 "c0_depc", "c0_perfcnt", "$26", "$27",
151 "c0_taglo", "c0_taghi", "c0_errorepc", "$31"
152};
153
154static const struct mips_cp0sel_name mips_cp0sel_names_mipsr5900[] =
155{
156 { 24, 2, "c0_iab" },
157 { 24, 3, "c0_iabm" },
158 { 24, 4, "c0_dab" },
159 { 24, 5, "c0_dabm" },
160 { 24, 6, "c0_dvb" },
161 { 24, 7, "c0_dvbm" },
162 { 25, 1, "c0_perfcnt,1" },
163 { 25, 2, "c0_perfcnt,2" }
164};
165
166static const char * const mips_cp0_names_mips3264[32] =
167{
168 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
169 "c0_context", "c0_pagemask", "c0_wired", "$7",
170 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
171 "c0_status", "c0_cause", "c0_epc", "c0_prid",
172 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
173 "c0_xcontext", "$21", "$22", "c0_debug",
174 "c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr",
175 "c0_taglo", "c0_taghi", "c0_errorepc", "c0_desave",
176};
177
178static const struct mips_cp0sel_name mips_cp0sel_names_mips3264[] =
179{
180 { 16, 1, "c0_config1" },
181 { 16, 2, "c0_config2" },
182 { 16, 3, "c0_config3" },
183 { 18, 1, "c0_watchlo,1" },
184 { 18, 2, "c0_watchlo,2" },
185 { 18, 3, "c0_watchlo,3" },
186 { 18, 4, "c0_watchlo,4" },
187 { 18, 5, "c0_watchlo,5" },
188 { 18, 6, "c0_watchlo,6" },
189 { 18, 7, "c0_watchlo,7" },
190 { 19, 1, "c0_watchhi,1" },
191 { 19, 2, "c0_watchhi,2" },
192 { 19, 3, "c0_watchhi,3" },
193 { 19, 4, "c0_watchhi,4" },
194 { 19, 5, "c0_watchhi,5" },
195 { 19, 6, "c0_watchhi,6" },
196 { 19, 7, "c0_watchhi,7" },
197 { 25, 1, "c0_perfcnt,1" },
198 { 25, 2, "c0_perfcnt,2" },
199 { 25, 3, "c0_perfcnt,3" },
200 { 25, 4, "c0_perfcnt,4" },
201 { 25, 5, "c0_perfcnt,5" },
202 { 25, 6, "c0_perfcnt,6" },
203 { 25, 7, "c0_perfcnt,7" },
204 { 27, 1, "c0_cacheerr,1" },
205 { 27, 2, "c0_cacheerr,2" },
206 { 27, 3, "c0_cacheerr,3" },
207 { 28, 1, "c0_datalo" },
208 { 29, 1, "c0_datahi" }
209};
210
211static const char * const mips_cp0_names_mips3264r2[32] =
212{
213 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
214 "c0_context", "c0_pagemask", "c0_wired", "c0_hwrena",
215 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
216 "c0_status", "c0_cause", "c0_epc", "c0_prid",
217 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
218 "c0_xcontext", "$21", "$22", "c0_debug",
219 "c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr",
220 "c0_taglo", "c0_taghi", "c0_errorepc", "c0_desave",
221};
222
223static const struct mips_cp0sel_name mips_cp0sel_names_mips3264r2[] =
224{
225 { 4, 1, "c0_contextconfig" },
226 { 0, 1, "c0_mvpcontrol" },
227 { 0, 2, "c0_mvpconf0" },
228 { 0, 3, "c0_mvpconf1" },
229 { 1, 1, "c0_vpecontrol" },
230 { 1, 2, "c0_vpeconf0" },
231 { 1, 3, "c0_vpeconf1" },
232 { 1, 4, "c0_yqmask" },
233 { 1, 5, "c0_vpeschedule" },
234 { 1, 6, "c0_vpeschefback" },
235 { 2, 1, "c0_tcstatus" },
236 { 2, 2, "c0_tcbind" },
237 { 2, 3, "c0_tcrestart" },
238 { 2, 4, "c0_tchalt" },
239 { 2, 5, "c0_tccontext" },
240 { 2, 6, "c0_tcschedule" },
241 { 2, 7, "c0_tcschefback" },
242 { 5, 1, "c0_pagegrain" },
243 { 6, 1, "c0_srsconf0" },
244 { 6, 2, "c0_srsconf1" },
245 { 6, 3, "c0_srsconf2" },
246 { 6, 4, "c0_srsconf3" },
247 { 6, 5, "c0_srsconf4" },
248 { 12, 1, "c0_intctl" },
249 { 12, 2, "c0_srsctl" },
250 { 12, 3, "c0_srsmap" },
251 { 15, 1, "c0_ebase" },
252 { 16, 1, "c0_config1" },
253 { 16, 2, "c0_config2" },
254 { 16, 3, "c0_config3" },
255 { 18, 1, "c0_watchlo,1" },
256 { 18, 2, "c0_watchlo,2" },
257 { 18, 3, "c0_watchlo,3" },
258 { 18, 4, "c0_watchlo,4" },
259 { 18, 5, "c0_watchlo,5" },
260 { 18, 6, "c0_watchlo,6" },
261 { 18, 7, "c0_watchlo,7" },
262 { 19, 1, "c0_watchhi,1" },
263 { 19, 2, "c0_watchhi,2" },
264 { 19, 3, "c0_watchhi,3" },
265 { 19, 4, "c0_watchhi,4" },
266 { 19, 5, "c0_watchhi,5" },
267 { 19, 6, "c0_watchhi,6" },
268 { 19, 7, "c0_watchhi,7" },
269 { 23, 1, "c0_tracecontrol" },
270 { 23, 2, "c0_tracecontrol2" },
271 { 23, 3, "c0_usertracedata" },
272 { 23, 4, "c0_tracebpc" },
273 { 25, 1, "c0_perfcnt,1" },
274 { 25, 2, "c0_perfcnt,2" },
275 { 25, 3, "c0_perfcnt,3" },
276 { 25, 4, "c0_perfcnt,4" },
277 { 25, 5, "c0_perfcnt,5" },
278 { 25, 6, "c0_perfcnt,6" },
279 { 25, 7, "c0_perfcnt,7" },
280 { 27, 1, "c0_cacheerr,1" },
281 { 27, 2, "c0_cacheerr,2" },
282 { 27, 3, "c0_cacheerr,3" },
283 { 28, 1, "c0_datalo" },
284 { 28, 2, "c0_taglo1" },
285 { 28, 3, "c0_datalo1" },
286 { 28, 4, "c0_taglo2" },
287 { 28, 5, "c0_datalo2" },
288 { 28, 6, "c0_taglo3" },
289 { 28, 7, "c0_datalo3" },
290 { 29, 1, "c0_datahi" },
291 { 29, 2, "c0_taghi1" },
292 { 29, 3, "c0_datahi1" },
293 { 29, 4, "c0_taghi2" },
294 { 29, 5, "c0_datahi2" },
295 { 29, 6, "c0_taghi3" },
296 { 29, 7, "c0_datahi3" },
297};
298
299/* SB-1: MIPS64 (mips_cp0_names_mips3264) with minor mods. */
300static const char * const mips_cp0_names_sb1[32] =
301{
302 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
303 "c0_context", "c0_pagemask", "c0_wired", "$7",
304 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
305 "c0_status", "c0_cause", "c0_epc", "c0_prid",
306 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
307 "c0_xcontext", "$21", "$22", "c0_debug",
308 "c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr_i",
309 "c0_taglo_i", "c0_taghi_i", "c0_errorepc", "c0_desave",
310};
311
312static const struct mips_cp0sel_name mips_cp0sel_names_sb1[] =
313{
314 { 16, 1, "c0_config1" },
315 { 18, 1, "c0_watchlo,1" },
316 { 19, 1, "c0_watchhi,1" },
317 { 22, 0, "c0_perftrace" },
318 { 23, 3, "c0_edebug" },
319 { 25, 1, "c0_perfcnt,1" },
320 { 25, 2, "c0_perfcnt,2" },
321 { 25, 3, "c0_perfcnt,3" },
322 { 25, 4, "c0_perfcnt,4" },
323 { 25, 5, "c0_perfcnt,5" },
324 { 25, 6, "c0_perfcnt,6" },
325 { 25, 7, "c0_perfcnt,7" },
326 { 26, 1, "c0_buserr_pa" },
327 { 27, 1, "c0_cacheerr_d" },
328 { 27, 3, "c0_cacheerr_d_pa" },
329 { 28, 1, "c0_datalo_i" },
330 { 28, 2, "c0_taglo_d" },
331 { 28, 3, "c0_datalo_d" },
332 { 29, 1, "c0_datahi_i" },
333 { 29, 2, "c0_taghi_d" },
334 { 29, 3, "c0_datahi_d" },
335};
336
337/* Xlr cop0 register names. */
338static const char * const mips_cp0_names_xlr[32] = {
339 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
340 "c0_context", "c0_pagemask", "c0_wired", "$7",
341 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
342 "c0_status", "c0_cause", "c0_epc", "c0_prid",
343 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
344 "c0_xcontext", "$21", "$22", "c0_debug",
345 "c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr_i",
346 "c0_taglo_i", "c0_taghi_i", "c0_errorepc", "c0_desave",
347};
348
349/* XLR's CP0 Select Registers. */
350
351static const struct mips_cp0sel_name mips_cp0sel_names_xlr[] = {
352 { 9, 6, "c0_extintreq" },
353 { 9, 7, "c0_extintmask" },
354 { 15, 1, "c0_ebase" },
355 { 16, 1, "c0_config1" },
356 { 16, 2, "c0_config2" },
357 { 16, 3, "c0_config3" },
358 { 16, 7, "c0_procid2" },
359 { 18, 1, "c0_watchlo,1" },
360 { 18, 2, "c0_watchlo,2" },
361 { 18, 3, "c0_watchlo,3" },
362 { 18, 4, "c0_watchlo,4" },
363 { 18, 5, "c0_watchlo,5" },
364 { 18, 6, "c0_watchlo,6" },
365 { 18, 7, "c0_watchlo,7" },
366 { 19, 1, "c0_watchhi,1" },
367 { 19, 2, "c0_watchhi,2" },
368 { 19, 3, "c0_watchhi,3" },
369 { 19, 4, "c0_watchhi,4" },
370 { 19, 5, "c0_watchhi,5" },
371 { 19, 6, "c0_watchhi,6" },
372 { 19, 7, "c0_watchhi,7" },
373 { 25, 1, "c0_perfcnt,1" },
374 { 25, 2, "c0_perfcnt,2" },
375 { 25, 3, "c0_perfcnt,3" },
376 { 25, 4, "c0_perfcnt,4" },
377 { 25, 5, "c0_perfcnt,5" },
378 { 25, 6, "c0_perfcnt,6" },
379 { 25, 7, "c0_perfcnt,7" },
380 { 27, 1, "c0_cacheerr,1" },
381 { 27, 2, "c0_cacheerr,2" },
382 { 27, 3, "c0_cacheerr,3" },
383 { 28, 1, "c0_datalo" },
384 { 29, 1, "c0_datahi" }
385};
386
387static const char * const mips_hwr_names_numeric[32] =
388{
389 "$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7",
390 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15",
391 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23",
392 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31"
393};
394
395static const char * const mips_hwr_names_mips3264r2[32] =
396{
397 "hwr_cpunum", "hwr_synci_step", "hwr_cc", "hwr_ccres",
398 "$4", "$5", "$6", "$7",
399 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15",
400 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23",
401 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31"
402};
403
404struct mips_abi_choice
405{
406 const char * name;
407 const char * const *gpr_names;
408 const char * const *fpr_names;
409};
410
411struct mips_abi_choice mips_abi_choices[] =
412{
413 { "numeric", mips_gpr_names_numeric, mips_fpr_names_numeric },
414 { "32", mips_gpr_names_oldabi, mips_fpr_names_32 },
415 { "n32", mips_gpr_names_newabi, mips_fpr_names_n32 },
416 { "64", mips_gpr_names_newabi, mips_fpr_names_64 },
417};
418
419struct mips_arch_choice
420{
421 const char *name;
422 int bfd_mach_valid;
423 unsigned long bfd_mach;
424 int processor;
425 int isa;
426 int ase;
427 const char * const *cp0_names;
428 const struct mips_cp0sel_name *cp0sel_names;
429 unsigned int cp0sel_names_len;
430 const char * const *hwr_names;
431};
432
433const struct mips_arch_choice mips_arch_choices[] =
434{
435 { "numeric", 0, 0, 0, 0, 0,
436 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
437
438 { "r3000", 1, bfd_mach_mips3000, CPU_R3000, ISA_MIPS1, 0,
439 mips_cp0_names_r3000, NULL, 0, mips_hwr_names_numeric },
440 { "r3900", 1, bfd_mach_mips3900, CPU_R3900, ISA_MIPS1, 0,
441 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
442 { "r4000", 1, bfd_mach_mips4000, CPU_R4000, ISA_MIPS3, 0,
443 mips_cp0_names_r4000, NULL, 0, mips_hwr_names_numeric },
444 { "r4010", 1, bfd_mach_mips4010, CPU_R4010, ISA_MIPS2, 0,
445 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
446 { "vr4100", 1, bfd_mach_mips4100, CPU_VR4100, ISA_MIPS3, 0,
447 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
448 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3, 0,
449 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
450 { "vr4120", 1, bfd_mach_mips4120, CPU_VR4120, ISA_MIPS3, 0,
451 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
452 { "r4300", 1, bfd_mach_mips4300, CPU_R4300, ISA_MIPS3, 0,
453 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
454 { "r4400", 1, bfd_mach_mips4400, CPU_R4400, ISA_MIPS3, 0,
455 mips_cp0_names_r4000, NULL, 0, mips_hwr_names_numeric },
456 { "r4600", 1, bfd_mach_mips4600, CPU_R4600, ISA_MIPS3, 0,
457 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
458 { "r4650", 1, bfd_mach_mips4650, CPU_R4650, ISA_MIPS3, 0,
459 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
460 { "r5000", 1, bfd_mach_mips5000, CPU_R5000, ISA_MIPS4, 0,
461 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
462 { "vr5400", 1, bfd_mach_mips5400, CPU_VR5400, ISA_MIPS4, 0,
463 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
464 { "vr5500", 1, bfd_mach_mips5500, CPU_VR5500, ISA_MIPS4, 0,
465 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
466 { "r5900", 1, bfd_mach_mips5900, CPU_R5900, ISA_MIPS3, 0,
467 mips_cp0_names_r5900, NULL, 0, mips_hwr_names_numeric },
468 { "r6000", 1, bfd_mach_mips6000, CPU_R6000, ISA_MIPS2, 0,
469 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
470 { "rm7000", 1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4, 0,
471 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
472 { "rm9000", 1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4, 0,
473 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
474 { "r8000", 1, bfd_mach_mips8000, CPU_R8000, ISA_MIPS4, 0,
475 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
476 { "r10000", 1, bfd_mach_mips10000, CPU_R10000, ISA_MIPS4, 0,
477 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
478 { "r12000", 1, bfd_mach_mips12000, CPU_R12000, ISA_MIPS4, 0,
479 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
480 { "r14000", 1, bfd_mach_mips14000, CPU_R14000, ISA_MIPS4, 0,
481 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
482 { "r16000", 1, bfd_mach_mips16000, CPU_R16000, ISA_MIPS4, 0,
483 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
484 { "mips5", 1, bfd_mach_mips5, CPU_MIPS5, ISA_MIPS5, 0,
485 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
486
487 /* For stock MIPS32, disassemble all applicable MIPS-specified ASEs.
488 Note that MIPS-3D and MDMX are not applicable to MIPS32. (See
489 _MIPS32 Architecture For Programmers Volume I: Introduction to the
490 MIPS32 Architecture_ (MIPS Document Number MD00082, Revision 0.95),
491 page 1. */
492 { "mips32", 1, bfd_mach_mipsisa32, CPU_MIPS32,
493 ISA_MIPS32, ASE_SMARTMIPS,
494 mips_cp0_names_mips3264,
495 mips_cp0sel_names_mips3264, ARRAY_SIZE (mips_cp0sel_names_mips3264),
496 mips_hwr_names_numeric },
497
498 { "mips32r2", 1, bfd_mach_mipsisa32r2, CPU_MIPS32R2,
499 ISA_MIPS32R2,
500 (ASE_SMARTMIPS | ASE_DSP | ASE_DSPR2 | ASE_EVA | ASE_MIPS3D
501 | ASE_MT | ASE_MCU | ASE_VIRT),
502 mips_cp0_names_mips3264r2,
503 mips_cp0sel_names_mips3264r2, ARRAY_SIZE (mips_cp0sel_names_mips3264r2),
504 mips_hwr_names_mips3264r2 },
505
506 /* For stock MIPS64, disassemble all applicable MIPS-specified ASEs. */
507 { "mips64", 1, bfd_mach_mipsisa64, CPU_MIPS64,
508 ISA_MIPS64, ASE_MIPS3D | ASE_MDMX,
509 mips_cp0_names_mips3264,
510 mips_cp0sel_names_mips3264, ARRAY_SIZE (mips_cp0sel_names_mips3264),
511 mips_hwr_names_numeric },
512
513 { "mips64r2", 1, bfd_mach_mipsisa64r2, CPU_MIPS64R2,
514 ISA_MIPS64R2,
515 (ASE_MIPS3D | ASE_DSP | ASE_DSPR2 | ASE_DSP64 | ASE_EVA | ASE_MT
516 | ASE_MDMX | ASE_MCU | ASE_VIRT | ASE_VIRT64),
517 mips_cp0_names_mips3264r2,
518 mips_cp0sel_names_mips3264r2, ARRAY_SIZE (mips_cp0sel_names_mips3264r2),
519 mips_hwr_names_mips3264r2 },
520
521 { "sb1", 1, bfd_mach_mips_sb1, CPU_SB1,
522 ISA_MIPS64 | INSN_SB1, ASE_MIPS3D,
523 mips_cp0_names_sb1,
524 mips_cp0sel_names_sb1, ARRAY_SIZE (mips_cp0sel_names_sb1),
525 mips_hwr_names_numeric },
526
527 { "loongson2e", 1, bfd_mach_mips_loongson_2e, CPU_LOONGSON_2E,
528 ISA_MIPS3 | INSN_LOONGSON_2E, 0, mips_cp0_names_numeric,
529 NULL, 0, mips_hwr_names_numeric },
530
531 { "loongson2f", 1, bfd_mach_mips_loongson_2f, CPU_LOONGSON_2F,
532 ISA_MIPS3 | INSN_LOONGSON_2F, 0, mips_cp0_names_numeric,
533 NULL, 0, mips_hwr_names_numeric },
534
535 { "loongson3a", 1, bfd_mach_mips_loongson_3a, CPU_LOONGSON_3A,
536 ISA_MIPS64 | INSN_LOONGSON_3A, 0, mips_cp0_names_numeric,
537 NULL, 0, mips_hwr_names_numeric },
538
539 { "octeon", 1, bfd_mach_mips_octeon, CPU_OCTEON,
540 ISA_MIPS64R2 | INSN_OCTEON, 0, mips_cp0_names_numeric, NULL, 0,
541 mips_hwr_names_numeric },
542
543 { "octeon+", 1, bfd_mach_mips_octeonp, CPU_OCTEONP,
544 ISA_MIPS64R2 | INSN_OCTEONP, 0, mips_cp0_names_numeric,
545 NULL, 0, mips_hwr_names_numeric },
546
547 { "octeon2", 1, bfd_mach_mips_octeon2, CPU_OCTEON2,
548 ISA_MIPS64R2 | INSN_OCTEON2, 0, mips_cp0_names_numeric,
549 NULL, 0, mips_hwr_names_numeric },
550
551 { "xlr", 1, bfd_mach_mips_xlr, CPU_XLR,
552 ISA_MIPS64 | INSN_XLR, 0,
553 mips_cp0_names_xlr,
554 mips_cp0sel_names_xlr, ARRAY_SIZE (mips_cp0sel_names_xlr),
555 mips_hwr_names_numeric },
556
557 /* XLP is mostly like XLR, with the prominent exception it is being
558 MIPS64R2. */
559 { "xlp", 1, bfd_mach_mips_xlr, CPU_XLR,
560 ISA_MIPS64R2 | INSN_XLR, 0,
561 mips_cp0_names_xlr,
562 mips_cp0sel_names_xlr, ARRAY_SIZE (mips_cp0sel_names_xlr),
563 mips_hwr_names_numeric },
564
565 /* This entry, mips16, is here only for ISA/processor selection; do
566 not print its name. */
567 { "", 1, bfd_mach_mips16, CPU_MIPS16, ISA_MIPS3, 0,
568 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
569};
570
571/* ISA and processor type to disassemble for, and register names to use.
572 set_default_mips_dis_options and parse_mips_dis_options fill in these
573 values. */
574static int mips_processor;
575static int mips_isa;
576static int mips_ase;
577static int micromips_ase;
578static const char * const *mips_gpr_names;
579static const char * const *mips_fpr_names;
580static const char * const *mips_cp0_names;
581static const struct mips_cp0sel_name *mips_cp0sel_names;
582static int mips_cp0sel_names_len;
583static const char * const *mips_hwr_names;
584
585/* Other options */
586static int no_aliases; /* If set disassemble as most general inst. */
587\f
588static const struct mips_abi_choice *
589choose_abi_by_name (const char *name, unsigned int namelen)
590{
591 const struct mips_abi_choice *c;
592 unsigned int i;
593
594 for (i = 0, c = NULL; i < ARRAY_SIZE (mips_abi_choices) && c == NULL; i++)
595 if (strncmp (mips_abi_choices[i].name, name, namelen) == 0
596 && strlen (mips_abi_choices[i].name) == namelen)
597 c = &mips_abi_choices[i];
598
599 return c;
600}
601
602static const struct mips_arch_choice *
603choose_arch_by_name (const char *name, unsigned int namelen)
604{
605 const struct mips_arch_choice *c = NULL;
606 unsigned int i;
607
608 for (i = 0, c = NULL; i < ARRAY_SIZE (mips_arch_choices) && c == NULL; i++)
609 if (strncmp (mips_arch_choices[i].name, name, namelen) == 0
610 && strlen (mips_arch_choices[i].name) == namelen)
611 c = &mips_arch_choices[i];
612
613 return c;
614}
615
616static const struct mips_arch_choice *
617choose_arch_by_number (unsigned long mach)
618{
619 static unsigned long hint_bfd_mach;
620 static const struct mips_arch_choice *hint_arch_choice;
621 const struct mips_arch_choice *c;
622 unsigned int i;
623
624 /* We optimize this because even if the user specifies no
625 flags, this will be done for every instruction! */
626 if (hint_bfd_mach == mach
627 && hint_arch_choice != NULL
628 && hint_arch_choice->bfd_mach == hint_bfd_mach)
629 return hint_arch_choice;
630
631 for (i = 0, c = NULL; i < ARRAY_SIZE (mips_arch_choices) && c == NULL; i++)
632 {
633 if (mips_arch_choices[i].bfd_mach_valid
634 && mips_arch_choices[i].bfd_mach == mach)
635 {
636 c = &mips_arch_choices[i];
637 hint_bfd_mach = mach;
638 hint_arch_choice = c;
639 }
640 }
641 return c;
642}
643
644/* Check if the object uses NewABI conventions. */
645
646static int
647is_newabi (Elf_Internal_Ehdr *header)
648{
649 /* There are no old-style ABIs which use 64-bit ELF. */
650 if (header->e_ident[EI_CLASS] == ELFCLASS64)
651 return 1;
652
653 /* If a 32-bit ELF file, n32 is a new-style ABI. */
654 if ((header->e_flags & EF_MIPS_ABI2) != 0)
655 return 1;
656
657 return 0;
658}
659
660/* Check if the object has microMIPS ASE code. */
661
662static int
663is_micromips (Elf_Internal_Ehdr *header)
664{
665 if ((header->e_flags & EF_MIPS_ARCH_ASE_MICROMIPS) != 0)
666 return 1;
667
668 return 0;
669}
670
671static void
672set_default_mips_dis_options (struct disassemble_info *info)
673{
674 const struct mips_arch_choice *chosen_arch;
675
676 /* Defaults: mipsIII/r3000 (?!), no microMIPS ASE (any compressed code
677 is MIPS16 ASE) (o)32-style ("oldabi") GPR names, and numeric FPR,
678 CP0 register, and HWR names. */
679 mips_isa = ISA_MIPS3;
680 mips_processor = CPU_R3000;
681 micromips_ase = 0;
682 mips_ase = 0;
683 mips_gpr_names = mips_gpr_names_oldabi;
684 mips_fpr_names = mips_fpr_names_numeric;
685 mips_cp0_names = mips_cp0_names_numeric;
686 mips_cp0sel_names = NULL;
687 mips_cp0sel_names_len = 0;
688 mips_hwr_names = mips_hwr_names_numeric;
689 no_aliases = 0;
690
691 /* Update settings according to the ELF file header flags. */
692 if (info->flavour == bfd_target_elf_flavour && info->section != NULL)
693 {
694 Elf_Internal_Ehdr *header;
695
696 header = elf_elfheader (info->section->owner);
697 /* If an ELF "newabi" binary, use the n32/(n)64 GPR names. */
698 if (is_newabi (header))
699 mips_gpr_names = mips_gpr_names_newabi;
700 /* If a microMIPS binary, then don't use MIPS16 bindings. */
701 micromips_ase = is_micromips (header);
702 }
703
704 /* Set ISA, architecture, and cp0 register names as best we can. */
705#if ! SYMTAB_AVAILABLE
706 /* This is running out on a target machine, not in a host tool.
707 FIXME: Where does mips_target_info come from? */
708 target_processor = mips_target_info.processor;
709 mips_isa = mips_target_info.isa;
710 mips_ase = mips_target_info.ase;
711#else
712 chosen_arch = choose_arch_by_number (info->mach);
713 if (chosen_arch != NULL)
714 {
715 mips_processor = chosen_arch->processor;
716 mips_isa = chosen_arch->isa;
717 mips_ase = chosen_arch->ase;
718 mips_cp0_names = chosen_arch->cp0_names;
719 mips_cp0sel_names = chosen_arch->cp0sel_names;
720 mips_cp0sel_names_len = chosen_arch->cp0sel_names_len;
721 mips_hwr_names = chosen_arch->hwr_names;
722 }
723#endif
724}
725
726static void
727parse_mips_dis_option (const char *option, unsigned int len)
728{
729 unsigned int i, optionlen, vallen;
730 const char *val;
731 const struct mips_abi_choice *chosen_abi;
732 const struct mips_arch_choice *chosen_arch;
733
734 /* Try to match options that are simple flags */
735 if (CONST_STRNEQ (option, "no-aliases"))
736 {
737 no_aliases = 1;
738 return;
739 }
740
741 if (CONST_STRNEQ (option, "virt"))
742 {
743 mips_ase |= ASE_VIRT;
744 if (mips_isa & ISA_MIPS64R2)
745 mips_ase |= ASE_VIRT64;
746 return;
747 }
748
749 /* Look for the = that delimits the end of the option name. */
750 for (i = 0; i < len; i++)
751 if (option[i] == '=')
752 break;
753
754 if (i == 0) /* Invalid option: no name before '='. */
755 return;
756 if (i == len) /* Invalid option: no '='. */
757 return;
758 if (i == (len - 1)) /* Invalid option: no value after '='. */
759 return;
760
761 optionlen = i;
762 val = option + (optionlen + 1);
763 vallen = len - (optionlen + 1);
764
765 if (strncmp ("gpr-names", option, optionlen) == 0
766 && strlen ("gpr-names") == optionlen)
767 {
768 chosen_abi = choose_abi_by_name (val, vallen);
769 if (chosen_abi != NULL)
770 mips_gpr_names = chosen_abi->gpr_names;
771 return;
772 }
773
774 if (strncmp ("fpr-names", option, optionlen) == 0
775 && strlen ("fpr-names") == optionlen)
776 {
777 chosen_abi = choose_abi_by_name (val, vallen);
778 if (chosen_abi != NULL)
779 mips_fpr_names = chosen_abi->fpr_names;
780 return;
781 }
782
783 if (strncmp ("cp0-names", option, optionlen) == 0
784 && strlen ("cp0-names") == optionlen)
785 {
786 chosen_arch = choose_arch_by_name (val, vallen);
787 if (chosen_arch != NULL)
788 {
789 mips_cp0_names = chosen_arch->cp0_names;
790 mips_cp0sel_names = chosen_arch->cp0sel_names;
791 mips_cp0sel_names_len = chosen_arch->cp0sel_names_len;
792 }
793 return;
794 }
795
796 if (strncmp ("hwr-names", option, optionlen) == 0
797 && strlen ("hwr-names") == optionlen)
798 {
799 chosen_arch = choose_arch_by_name (val, vallen);
800 if (chosen_arch != NULL)
801 mips_hwr_names = chosen_arch->hwr_names;
802 return;
803 }
804
805 if (strncmp ("reg-names", option, optionlen) == 0
806 && strlen ("reg-names") == optionlen)
807 {
808 /* We check both ABI and ARCH here unconditionally, so
809 that "numeric" will do the desirable thing: select
810 numeric register names for all registers. Other than
811 that, a given name probably won't match both. */
812 chosen_abi = choose_abi_by_name (val, vallen);
813 if (chosen_abi != NULL)
814 {
815 mips_gpr_names = chosen_abi->gpr_names;
816 mips_fpr_names = chosen_abi->fpr_names;
817 }
818 chosen_arch = choose_arch_by_name (val, vallen);
819 if (chosen_arch != NULL)
820 {
821 mips_cp0_names = chosen_arch->cp0_names;
822 mips_cp0sel_names = chosen_arch->cp0sel_names;
823 mips_cp0sel_names_len = chosen_arch->cp0sel_names_len;
824 mips_hwr_names = chosen_arch->hwr_names;
825 }
826 return;
827 }
828
829 /* Invalid option. */
830}
831
832static void
833parse_mips_dis_options (const char *options)
834{
835 const char *option_end;
836
837 if (options == NULL)
838 return;
839
840 while (*options != '\0')
841 {
842 /* Skip empty options. */
843 if (*options == ',')
844 {
845 options++;
846 continue;
847 }
848
849 /* We know that *options is neither NUL or a comma. */
850 option_end = options + 1;
851 while (*option_end != ',' && *option_end != '\0')
852 option_end++;
853
854 parse_mips_dis_option (options, option_end - options);
855
856 /* Go on to the next one. If option_end points to a comma, it
857 will be skipped above. */
858 options = option_end;
859 }
860}
861
862static const struct mips_cp0sel_name *
863lookup_mips_cp0sel_name (const struct mips_cp0sel_name *names,
864 unsigned int len,
865 unsigned int cp0reg,
866 unsigned int sel)
867{
868 unsigned int i;
869
870 for (i = 0; i < len; i++)
871 if (names[i].cp0reg == cp0reg && names[i].sel == sel)
872 return &names[i];
873 return NULL;
874}
875
876/* Print register REGNO, of type TYPE, for instruction OPCODE. */
877
878static void
879print_reg (struct disassemble_info *info, const struct mips_opcode *opcode,
880 enum mips_reg_operand_type type, int regno)
881{
882 switch (type)
883 {
884 case OP_REG_GP:
885 info->fprintf_func (info->stream, "%s", mips_gpr_names[regno]);
886 break;
887
888 case OP_REG_FP:
889 info->fprintf_func (info->stream, "%s", mips_fpr_names[regno]);
890 break;
891
892 case OP_REG_CCC:
893 if (opcode->pinfo & (FP_D | FP_S))
894 info->fprintf_func (info->stream, "$fcc%d", regno);
895 else
896 info->fprintf_func (info->stream, "$cc%d", regno);
897 break;
898
899 case OP_REG_VEC:
900 if (opcode->membership & INSN_5400)
901 info->fprintf_func (info->stream, "$f%d", regno);
902 else
903 info->fprintf_func (info->stream, "$v%d", regno);
904 break;
905
906 case OP_REG_ACC:
907 info->fprintf_func (info->stream, "$ac%d", regno);
908 break;
909
910 case OP_REG_COPRO:
911 if (opcode->name[strlen (opcode->name) - 1] == '0')
912 info->fprintf_func (info->stream, "%s", mips_cp0_names[regno]);
913 else
914 info->fprintf_func (info->stream, "$%d", regno);
915 break;
916
917 case OP_REG_HW:
918 info->fprintf_func (info->stream, "%s", mips_hwr_names[regno]);
919 break;
920
921 case OP_REG_VF:
922 info->fprintf_func (info->stream, "$vf%d", regno);
923 break;
924
925 case OP_REG_VI:
926 info->fprintf_func (info->stream, "$vi%d", regno);
927 break;
928
929 case OP_REG_R5900_I:
930 info->fprintf_func (info->stream, "$I");
931 break;
932
933 case OP_REG_R5900_Q:
934 info->fprintf_func (info->stream, "$Q");
935 break;
936
937 case OP_REG_R5900_R:
938 info->fprintf_func (info->stream, "$R");
939 break;
940
941 case OP_REG_R5900_ACC:
942 info->fprintf_func (info->stream, "$ACC");
943 break;
944 }
945}
946\f
947/* Used to track the state carried over from previous operands in
948 an instruction. */
949struct mips_print_arg_state {
950 /* The value of the last OP_INT seen. We only use this for OP_MSB,
951 where the value is known to be unsigned and small. */
952 unsigned int last_int;
953
954 /* The type and number of the last OP_REG seen. We only use this for
955 OP_REPEAT_DEST_REG and OP_REPEAT_PREV_REG. */
956 enum mips_reg_operand_type last_reg_type;
957 unsigned int last_regno;
958};
959
960/* Initialize STATE for the start of an instruction. */
961
962static inline void
963init_print_arg_state (struct mips_print_arg_state *state)
964{
965 memset (state, 0, sizeof (*state));
966}
967
968/* Print OP_VU0_SUFFIX or OP_VU0_MATCH_SUFFIX operand OPERAND,
969 whose value is given by UVAL. */
970
971static void
972print_vu0_channel (struct disassemble_info *info,
973 const struct mips_operand *operand, unsigned int uval)
974{
975 if (operand->size == 4)
976 info->fprintf_func (info->stream, "%s%s%s%s",
977 uval & 8 ? "x" : "",
978 uval & 4 ? "y" : "",
979 uval & 2 ? "z" : "",
980 uval & 1 ? "w" : "");
981 else if (operand->size == 2)
982 info->fprintf_func (info->stream, "%c", "xyzw"[uval]);
983 else
984 abort ();
985}
986
987/* Print operand OPERAND of OPCODE, using STATE to track inter-operand state.
988 UVAL is the encoding of the operand (shifted into bit 0) and BASE_PC is
989 the base address for OP_PCREL operands. */
990
991static void
992print_insn_arg (struct disassemble_info *info,
993 struct mips_print_arg_state *state,
994 const struct mips_opcode *opcode,
995 const struct mips_operand *operand,
996 bfd_vma base_pc,
997 unsigned int uval)
998{
999 const fprintf_ftype infprintf = info->fprintf_func;
1000 void *is = info->stream;
1001
1002 switch (operand->type)
1003 {
1004 case OP_INT:
1005 {
1006 const struct mips_int_operand *int_op;
1007
1008 int_op = (const struct mips_int_operand *) operand;
1009 uval = mips_decode_int_operand (int_op, uval);
1010 state->last_int = uval;
1011 if (int_op->print_hex)
1012 infprintf (is, "0x%x", uval);
1013 else
1014 infprintf (is, "%d", uval);
1015 }
1016 break;
1017
1018 case OP_MAPPED_INT:
1019 {
1020 const struct mips_mapped_int_operand *mint_op;
1021
1022 mint_op = (const struct mips_mapped_int_operand *) operand;
1023 uval = mint_op->int_map[uval];
1024 state->last_int = uval;
1025 if (mint_op->print_hex)
1026 infprintf (is, "0x%x", uval);
1027 else
1028 infprintf (is, "%d", uval);
1029 }
1030 break;
1031
1032 case OP_MSB:
1033 {
1034 const struct mips_msb_operand *msb_op;
1035
1036 msb_op = (const struct mips_msb_operand *) operand;
1037 uval += msb_op->bias;
1038 if (msb_op->add_lsb)
1039 uval -= state->last_int;
1040 infprintf (is, "0x%x", uval);
1041 }
1042 break;
1043
1044 case OP_REG:
1045 case OP_OPTIONAL_REG:
1046 {
1047 const struct mips_reg_operand *reg_op;
1048
1049 reg_op = (const struct mips_reg_operand *) operand;
1050 uval = mips_decode_reg_operand (reg_op, uval);
1051 print_reg (info, opcode, reg_op->reg_type, uval);
1052
1053 state->last_reg_type = reg_op->reg_type;
1054 state->last_regno = uval;
1055 }
1056 break;
1057
1058 case OP_REG_PAIR:
1059 {
1060 const struct mips_reg_pair_operand *pair_op;
1061
1062 pair_op = (const struct mips_reg_pair_operand *) operand;
1063 print_reg (info, opcode, pair_op->reg_type,
1064 pair_op->reg1_map[uval]);
1065 infprintf (is, ",");
1066 print_reg (info, opcode, pair_op->reg_type,
1067 pair_op->reg2_map[uval]);
1068 }
1069 break;
1070
1071 case OP_PCREL:
1072 {
1073 const struct mips_pcrel_operand *pcrel_op;
1074
1075 pcrel_op = (const struct mips_pcrel_operand *) operand;
1076 info->target = mips_decode_pcrel_operand (pcrel_op, base_pc, uval);
1077
1078 /* Preserve the ISA bit for the GDB disassembler,
1079 otherwise clear it. */
1080 if (info->flavour != bfd_target_unknown_flavour)
1081 info->target &= -2;
1082
1083 (*info->print_address_func) (info->target, info);
1084 }
1085 break;
1086
1087 case OP_PERF_REG:
1088 infprintf (is, "%d", uval);
1089 break;
1090
1091 case OP_ADDIUSP_INT:
1092 {
1093 int sval;
1094
1095 sval = mips_signed_operand (operand, uval) * 4;
1096 if (sval >= -8 && sval < 8)
1097 sval ^= 0x400;
1098 infprintf (is, "%d", sval);
1099 break;
1100 }
1101
1102 case OP_CLO_CLZ_DEST:
1103 {
1104 unsigned int reg1, reg2;
1105
1106 reg1 = uval & 31;
1107 reg2 = uval >> 5;
1108 /* If one is zero use the other. */
1109 if (reg1 == reg2 || reg2 == 0)
1110 infprintf (is, "%s", mips_gpr_names[reg1]);
1111 else if (reg1 == 0)
1112 infprintf (is, "%s", mips_gpr_names[reg2]);
1113 else
1114 /* Bogus, result depends on processor. */
1115 infprintf (is, "%s or %s", mips_gpr_names[reg1],
1116 mips_gpr_names[reg2]);
1117 }
1118 break;
1119
1120 case OP_LWM_SWM_LIST:
1121 if (operand->size == 2)
1122 {
1123 if (uval == 0)
1124 infprintf (is, "%s,%s",
1125 mips_gpr_names[16],
1126 mips_gpr_names[31]);
1127 else
1128 infprintf (is, "%s-%s,%s",
1129 mips_gpr_names[16],
1130 mips_gpr_names[16 + uval],
1131 mips_gpr_names[31]);
1132 }
1133 else
1134 {
1135 int s_reg_encode;
1136
1137 s_reg_encode = uval & 0xf;
1138 if (s_reg_encode != 0)
1139 {
1140 if (s_reg_encode == 1)
1141 infprintf (is, "%s", mips_gpr_names[16]);
1142 else if (s_reg_encode < 9)
1143 infprintf (is, "%s-%s",
1144 mips_gpr_names[16],
1145 mips_gpr_names[15 + s_reg_encode]);
1146 else if (s_reg_encode == 9)
1147 infprintf (is, "%s-%s,%s",
1148 mips_gpr_names[16],
1149 mips_gpr_names[23],
1150 mips_gpr_names[30]);
1151 else
1152 infprintf (is, "UNKNOWN");
1153 }
1154
1155 if (uval & 0x10) /* For ra. */
1156 {
1157 if (s_reg_encode == 0)
1158 infprintf (is, "%s", mips_gpr_names[31]);
1159 else
1160 infprintf (is, ",%s", mips_gpr_names[31]);
1161 }
1162 }
1163 break;
1164
1165 case OP_ENTRY_EXIT_LIST:
1166 {
1167 const char *sep;
1168 unsigned int amask, smask;
1169
1170 sep = "";
1171 amask = (uval >> 3) & 7;
1172 if (amask > 0 && amask < 5)
1173 {
1174 infprintf (is, "%s", mips_gpr_names[4]);
1175 if (amask > 1)
1176 infprintf (is, "-%s", mips_gpr_names[amask + 3]);
1177 sep = ",";
1178 }
1179
1180 smask = (uval >> 1) & 3;
1181 if (smask == 3)
1182 {
1183 infprintf (is, "%s??", sep);
1184 sep = ",";
1185 }
1186 else if (smask > 0)
1187 {
1188 infprintf (is, "%s%s", sep, mips_gpr_names[16]);
1189 if (smask > 1)
1190 infprintf (is, "-%s", mips_gpr_names[smask + 15]);
1191 sep = ",";
1192 }
1193
1194 if (uval & 1)
1195 {
1196 infprintf (is, "%s%s", sep, mips_gpr_names[31]);
1197 sep = ",";
1198 }
1199
1200 if (amask == 5 || amask == 6)
1201 {
1202 infprintf (is, "%s%s", sep, mips_fpr_names[0]);
1203 if (amask == 6)
1204 infprintf (is, "-%s", mips_fpr_names[1]);
1205 }
1206 }
1207 break;
1208
1209 case OP_SAVE_RESTORE_LIST:
1210 /* Should be handled by the caller due to extend behavior. */
1211 abort ();
1212
1213 case OP_MDMX_IMM_REG:
1214 {
1215 unsigned int vsel;
1216
1217 vsel = uval >> 5;
1218 uval &= 31;
1219 if ((vsel & 0x10) == 0)
1220 {
1221 int fmt;
1222
1223 vsel &= 0x0f;
1224 for (fmt = 0; fmt < 3; fmt++, vsel >>= 1)
1225 if ((vsel & 1) == 0)
1226 break;
1227 print_reg (info, opcode, OP_REG_VEC, uval);
1228 infprintf (is, "[%d]", vsel >> 1);
1229 }
1230 else if ((vsel & 0x08) == 0)
1231 print_reg (info, opcode, OP_REG_VEC, uval);
1232 else
1233 infprintf (is, "0x%x", uval);
1234 }
1235 break;
1236
1237 case OP_REPEAT_PREV_REG:
1238 print_reg (info, opcode, state->last_reg_type, state->last_regno);
1239 break;
1240
1241 case OP_REPEAT_DEST_REG:
1242 /* Should always match OP_REPEAT_PREV_REG first. */
1243 abort ();
1244
1245 case OP_PC:
1246 infprintf (is, "$pc");
1247 break;
1248
1249 case OP_VU0_SUFFIX:
1250 case OP_VU0_MATCH_SUFFIX:
1251 print_vu0_channel (info, operand, uval);
1252 break;
1253 }
1254}
1255
1256/* Print the arguments for INSN, which is described by OPCODE.
1257 Use DECODE_OPERAND to get the encoding of each operand. Use BASE_PC
1258 as the base of OP_PCREL operands. */
1259
1260static void
1261print_insn_args (struct disassemble_info *info,
1262 const struct mips_opcode *opcode,
1263 const struct mips_operand *(*decode_operand) (const char *),
1264 unsigned int insn, bfd_vma base_pc)
1265{
1266 const fprintf_ftype infprintf = info->fprintf_func;
1267 void *is = info->stream;
1268 struct mips_print_arg_state state;
1269 const struct mips_operand *operand;
1270 const char *s;
1271
1272 init_print_arg_state (&state);
1273 for (s = opcode->args; *s; ++s)
1274 {
1275 switch (*s)
1276 {
1277 case ',':
1278 case '(':
1279 case ')':
1280 infprintf (is, "%c", *s);
1281 break;
1282
1283 case '#':
1284 ++s;
1285 infprintf (is, "%c%c", *s, *s);
1286 break;
1287
1288 default:
1289 operand = decode_operand (s);
1290 if (!operand)
1291 {
1292 /* xgettext:c-format */
1293 infprintf (is,
1294 _("# internal error, undefined operand in `%s %s'"),
1295 opcode->name, opcode->args);
1296 return;
1297 }
1298 if (operand->type == OP_REG
1299 && s[1] == ','
1300 && s[2] == 'H'
1301 && opcode->name[strlen (opcode->name) - 1] == '0')
1302 {
1303 /* Coprocessor register 0 with sel field (MT ASE). */
1304 const struct mips_cp0sel_name *n;
1305 unsigned int reg, sel;
1306
1307 reg = mips_extract_operand (operand, insn);
1308 s += 2;
1309 operand = decode_operand (s);
1310 sel = mips_extract_operand (operand, insn);
1311
1312 /* CP0 register including 'sel' code for mftc0, to be
1313 printed textually if known. If not known, print both
1314 CP0 register name and sel numerically since CP0 register
1315 with sel 0 may have a name unrelated to register being
1316 printed. */
1317 n = lookup_mips_cp0sel_name (mips_cp0sel_names,
1318 mips_cp0sel_names_len,
1319 reg, sel);
1320 if (n != NULL)
1321 infprintf (is, "%s", n->name);
1322 else
1323 infprintf (is, "$%d,%d", reg, sel);
1324 }
1325 else
1326 print_insn_arg (info, &state, opcode, operand, base_pc,
1327 mips_extract_operand (operand, insn));
1328 if (*s == 'm' || *s == '+')
1329 ++s;
1330 break;
1331 }
1332 }
1333}
1334\f
1335/* Print the mips instruction at address MEMADDR in debugged memory,
1336 on using INFO. Returns length of the instruction, in bytes, which is
1337 always INSNLEN. BIGENDIAN must be 1 if this is big-endian code, 0 if
1338 this is little-endian code. */
1339
1340static int
1341print_insn_mips (bfd_vma memaddr,
1342 int word,
1343 struct disassemble_info *info)
1344{
1345#define GET_OP(insn, field) \
1346 (((insn) >> OP_SH_##field) & OP_MASK_##field)
1347 static const struct mips_opcode *mips_hash[OP_MASK_OP + 1];
1348 const fprintf_ftype infprintf = info->fprintf_func;
1349 const struct mips_opcode *op;
1350 static bfd_boolean init = 0;
1351 void *is = info->stream;
1352
1353 /* Build a hash table to shorten the search time. */
1354 if (! init)
1355 {
1356 unsigned int i;
1357
1358 for (i = 0; i <= OP_MASK_OP; i++)
1359 {
1360 for (op = mips_opcodes; op < &mips_opcodes[NUMOPCODES]; op++)
1361 {
1362 if (op->pinfo == INSN_MACRO
1363 || (no_aliases && (op->pinfo2 & INSN2_ALIAS)))
1364 continue;
1365 if (i == GET_OP (op->match, OP))
1366 {
1367 mips_hash[i] = op;
1368 break;
1369 }
1370 }
1371 }
1372
1373 init = 1;
1374 }
1375
1376 info->bytes_per_chunk = INSNLEN;
1377 info->display_endian = info->endian;
1378 info->insn_info_valid = 1;
1379 info->branch_delay_insns = 0;
1380 info->data_size = 0;
1381 info->insn_type = dis_nonbranch;
1382 info->target = 0;
1383 info->target2 = 0;
1384
1385 op = mips_hash[GET_OP (word, OP)];
1386 if (op != NULL)
1387 {
1388 for (; op < &mips_opcodes[NUMOPCODES]; op++)
1389 {
1390 if (op->pinfo != INSN_MACRO
1391 && !(no_aliases && (op->pinfo2 & INSN2_ALIAS))
1392 && (word & op->mask) == op->match)
1393 {
1394 /* We always allow to disassemble the jalx instruction. */
1395 if (!opcode_is_member (op, mips_isa, mips_ase, mips_processor)
1396 && strcmp (op->name, "jalx"))
1397 continue;
1398
1399 /* Figure out instruction type and branch delay information. */
1400 if ((op->pinfo & INSN_UNCOND_BRANCH_DELAY) != 0)
1401 {
1402 if ((op->pinfo & (INSN_WRITE_GPR_31 | INSN_WRITE_1)) != 0)
1403 info->insn_type = dis_jsr;
1404 else
1405 info->insn_type = dis_branch;
1406 info->branch_delay_insns = 1;
1407 }
1408 else if ((op->pinfo & (INSN_COND_BRANCH_DELAY
1409 | INSN_COND_BRANCH_LIKELY)) != 0)
1410 {
1411 if ((op->pinfo & INSN_WRITE_GPR_31) != 0)
1412 info->insn_type = dis_condjsr;
1413 else
1414 info->insn_type = dis_condbranch;
1415 info->branch_delay_insns = 1;
1416 }
1417 else if ((op->pinfo & (INSN_STORE_MEMORY
1418 | INSN_LOAD_MEMORY_DELAY)) != 0)
1419 info->insn_type = dis_dref;
1420
1421 infprintf (is, "%s", op->name);
1422 if (op->pinfo2 & INSN2_VU0_CHANNEL_SUFFIX)
1423 {
1424 unsigned int uval;
1425
1426 infprintf (is, ".");
1427 uval = mips_extract_operand (&mips_vu0_channel_mask, word);
1428 print_vu0_channel (info, &mips_vu0_channel_mask, uval);
1429 }
1430
1431 if (op->args[0])
1432 {
1433 infprintf (is, "\t");
1434 print_insn_args (info, op, decode_mips_operand, word,
1435 memaddr + 4);
1436 }
1437
1438 return INSNLEN;
1439 }
1440 }
1441 }
1442#undef GET_OP
1443
1444 /* Handle undefined instructions. */
1445 info->insn_type = dis_noninsn;
1446 infprintf (is, "0x%x", word);
1447 return INSNLEN;
1448}
1449\f
1450/* Disassemble an operand for a mips16 instruction. */
1451
1452static void
1453print_mips16_insn_arg (struct disassemble_info *info,
1454 struct mips_print_arg_state *state,
1455 const struct mips_opcode *opcode,
1456 char type, bfd_vma memaddr,
1457 unsigned insn, bfd_boolean use_extend,
1458 unsigned extend, bfd_boolean is_offset)
1459{
1460 const fprintf_ftype infprintf = info->fprintf_func;
1461 void *is = info->stream;
1462 const struct mips_operand *operand, *ext_operand;
1463 unsigned int uval;
1464 bfd_vma baseaddr;
1465
1466 if (!use_extend)
1467 extend = 0;
1468
1469 switch (type)
1470 {
1471 case ',':
1472 case '(':
1473 case ')':
1474 infprintf (is, "%c", type);
1475 break;
1476
1477 default:
1478 operand = decode_mips16_operand (type, FALSE);
1479 if (!operand)
1480 {
1481 /* xgettext:c-format */
1482 infprintf (is, _("# internal error, undefined operand in `%s %s'"),
1483 opcode->name, opcode->args);
1484 return;
1485 }
1486
1487 if (operand->type == OP_SAVE_RESTORE_LIST)
1488 {
1489 /* Handle this case here because of the complex interation
1490 with the EXTEND opcode. */
1491 unsigned int amask, nargs, nstatics, nsreg, smask, frame_size, i, j;
1492 const char *sep;
1493
1494 amask = extend & 0xf;
1495 if (amask == MIPS16_ALL_ARGS)
1496 {
1497 nargs = 4;
1498 nstatics = 0;
1499 }
1500 else if (amask == MIPS16_ALL_STATICS)
1501 {
1502 nargs = 0;
1503 nstatics = 4;
1504 }
1505 else
1506 {
1507 nargs = amask >> 2;
1508 nstatics = amask & 3;
1509 }
1510
1511 sep = "";
1512 if (nargs > 0)
1513 {
1514 infprintf (is, "%s", mips_gpr_names[4]);
1515 if (nargs > 1)
1516 infprintf (is, "-%s", mips_gpr_names[4 + nargs - 1]);
1517 sep = ",";
1518 }
1519
1520 frame_size = ((extend & 0xf0) | (insn & 0x0f)) * 8;
1521 if (frame_size == 0 && !use_extend)
1522 frame_size = 128;
1523 infprintf (is, "%s%d", sep, frame_size);
1524
1525 if (insn & 0x40) /* $ra */
1526 infprintf (is, ",%s", mips_gpr_names[31]);
1527
1528 nsreg = (extend >> 8) & 0x7;
1529 smask = 0;
1530 if (insn & 0x20) /* $s0 */
1531 smask |= 1 << 0;
1532 if (insn & 0x10) /* $s1 */
1533 smask |= 1 << 1;
1534 if (nsreg > 0) /* $s2-$s8 */
1535 smask |= ((1 << nsreg) - 1) << 2;
1536
1537 for (i = 0; i < 9; i++)
1538 if (smask & (1 << i))
1539 {
1540 infprintf (is, ",%s", mips_gpr_names[i == 8 ? 30 : (16 + i)]);
1541 /* Skip over string of set bits. */
1542 for (j = i; smask & (2 << j); j++)
1543 continue;
1544 if (j > i)
1545 infprintf (is, "-%s", mips_gpr_names[j == 8 ? 30 : (16 + j)]);
1546 i = j + 1;
1547 }
1548 /* Statics $ax - $a3. */
1549 if (nstatics == 1)
1550 infprintf (is, ",%s", mips_gpr_names[7]);
1551 else if (nstatics > 0)
1552 infprintf (is, ",%s-%s",
1553 mips_gpr_names[7 - nstatics + 1],
1554 mips_gpr_names[7]);
1555 break;
1556 }
1557
1558 if (is_offset && operand->type == OP_INT)
1559 {
1560 const struct mips_int_operand *int_op;
1561
1562 int_op = (const struct mips_int_operand *) operand;
1563 info->insn_type = dis_dref;
1564 info->data_size = 1 << int_op->shift;
1565 }
1566
1567 if (operand->size == 26)
1568 /* In this case INSN is the first two bytes of the instruction
1569 and EXTEND is the second two bytes. */
1570 uval = ((insn & 0x1f) << 21) | ((insn & 0x3e0) << 11) | extend;
1571 else
1572 {
1573 /* Calculate the full field value. */
1574 uval = mips_extract_operand (operand, insn);
1575 if (use_extend)
1576 {
1577 ext_operand = decode_mips16_operand (type, TRUE);
1578 if (ext_operand != operand)
1579 {
1580 operand = ext_operand;
1581 if (operand->size == 16)
1582 uval |= ((extend & 0x1f) << 11) | (extend & 0x7e0);
1583 else if (operand->size == 15)
1584 uval |= ((extend & 0xf) << 11) | (extend & 0x7f0);
1585 else
1586 uval = ((extend >> 6) & 0x1f) | (extend & 0x20);
1587 }
1588 }
1589 }
1590
1591 baseaddr = memaddr + 2;
1592 if (operand->type == OP_PCREL)
1593 {
1594 const struct mips_pcrel_operand *pcrel_op;
1595
1596 pcrel_op = (const struct mips_pcrel_operand *) operand;
1597 if (!pcrel_op->include_isa_bit && use_extend)
1598 baseaddr = memaddr - 2;
1599 else if (!pcrel_op->include_isa_bit)
1600 {
1601 bfd_byte buffer[2];
1602
1603 /* If this instruction is in the delay slot of a JR
1604 instruction, the base address is the address of the
1605 JR instruction. If it is in the delay slot of a JALR
1606 instruction, the base address is the address of the
1607 JALR instruction. This test is unreliable: we have
1608 no way of knowing whether the previous word is
1609 instruction or data. */
1610 if (info->read_memory_func (memaddr - 4, buffer, 2, info) == 0
1611 && (((info->endian == BFD_ENDIAN_BIG
1612 ? bfd_getb16 (buffer)
1613 : bfd_getl16 (buffer))
1614 & 0xf800) == 0x1800))
1615 baseaddr = memaddr - 4;
1616 else if (info->read_memory_func (memaddr - 2, buffer, 2,
1617 info) == 0
1618 && (((info->endian == BFD_ENDIAN_BIG
1619 ? bfd_getb16 (buffer)
1620 : bfd_getl16 (buffer))
1621 & 0xf81f) == 0xe800))
1622 baseaddr = memaddr - 2;
1623 else
1624 baseaddr = memaddr;
1625 }
1626 }
1627
1628 print_insn_arg (info, state, opcode, operand, baseaddr + 1, uval);
1629 break;
1630 }
1631}
1632
1633
1634/* Check if the given address is the last word of a MIPS16 PLT entry.
1635 This word is data and depending on the value it may interfere with
1636 disassembly of further PLT entries. We make use of the fact PLT
1637 symbols are marked BSF_SYNTHETIC. */
1638static bfd_boolean
1639is_mips16_plt_tail (struct disassemble_info *info, bfd_vma addr)
1640{
1641 if (info->symbols
1642 && info->symbols[0]
1643 && (info->symbols[0]->flags & BSF_SYNTHETIC)
1644 && addr == bfd_asymbol_value (info->symbols[0]) + 12)
1645 return TRUE;
1646
1647 return FALSE;
1648}
1649
1650/* Disassemble mips16 instructions. */
1651
1652static int
1653print_insn_mips16 (bfd_vma memaddr, struct disassemble_info *info)
1654{
1655 const fprintf_ftype infprintf = info->fprintf_func;
1656 int status;
1657 bfd_byte buffer[4];
1658 int length;
1659 int insn;
1660 bfd_boolean use_extend;
1661 int extend = 0;
1662 const struct mips_opcode *op, *opend;
1663 struct mips_print_arg_state state;
1664 void *is = info->stream;
1665
1666 info->bytes_per_chunk = 2;
1667 info->display_endian = info->endian;
1668 info->insn_info_valid = 1;
1669 info->branch_delay_insns = 0;
1670 info->data_size = 0;
1671 info->target = 0;
1672 info->target2 = 0;
1673
1674#define GET_OP(insn, field) \
1675 (((insn) >> MIPS16OP_SH_##field) & MIPS16OP_MASK_##field)
1676 /* Decode PLT entry's GOT slot address word. */
1677 if (is_mips16_plt_tail (info, memaddr))
1678 {
1679 info->insn_type = dis_noninsn;
1680 status = (*info->read_memory_func) (memaddr, buffer, 4, info);
1681 if (status == 0)
1682 {
1683 unsigned int gotslot;
1684
1685 if (info->endian == BFD_ENDIAN_BIG)
1686 gotslot = bfd_getb32 (buffer);
1687 else
1688 gotslot = bfd_getl32 (buffer);
1689 infprintf (is, ".word\t0x%x", gotslot);
1690
1691 return 4;
1692 }
1693 }
1694 else
1695 {
1696 info->insn_type = dis_nonbranch;
1697 status = (*info->read_memory_func) (memaddr, buffer, 2, info);
1698 }
1699 if (status != 0)
1700 {
1701 (*info->memory_error_func) (status, memaddr, info);
1702 return -1;
1703 }
1704
1705 length = 2;
1706
1707 if (info->endian == BFD_ENDIAN_BIG)
1708 insn = bfd_getb16 (buffer);
1709 else
1710 insn = bfd_getl16 (buffer);
1711
1712 /* Handle the extend opcode specially. */
1713 use_extend = FALSE;
1714 if ((insn & 0xf800) == 0xf000)
1715 {
1716 use_extend = TRUE;
1717 extend = insn & 0x7ff;
1718
1719 memaddr += 2;
1720
1721 status = (*info->read_memory_func) (memaddr, buffer, 2, info);
1722 if (status != 0)
1723 {
1724 infprintf (is, "extend 0x%x", (unsigned int) extend);
1725 (*info->memory_error_func) (status, memaddr, info);
1726 return -1;
1727 }
1728
1729 if (info->endian == BFD_ENDIAN_BIG)
1730 insn = bfd_getb16 (buffer);
1731 else
1732 insn = bfd_getl16 (buffer);
1733
1734 /* Check for an extend opcode followed by an extend opcode. */
1735 if ((insn & 0xf800) == 0xf000)
1736 {
1737 infprintf (is, "extend 0x%x", (unsigned int) extend);
1738 info->insn_type = dis_noninsn;
1739 return length;
1740 }
1741
1742 length += 2;
1743 }
1744
1745 /* FIXME: Should probably use a hash table on the major opcode here. */
1746
1747 opend = mips16_opcodes + bfd_mips16_num_opcodes;
1748 for (op = mips16_opcodes; op < opend; op++)
1749 {
1750 if (op->pinfo != INSN_MACRO
1751 && !(no_aliases && (op->pinfo2 & INSN2_ALIAS))
1752 && (insn & op->mask) == op->match)
1753 {
1754 const char *s;
1755
1756 if (op->args[0] == 'a' || op->args[0] == 'i')
1757 {
1758 if (use_extend)
1759 {
1760 infprintf (is, "extend 0x%x", (unsigned int) extend);
1761 info->insn_type = dis_noninsn;
1762 return length - 2;
1763 }
1764
1765 use_extend = FALSE;
1766
1767 memaddr += 2;
1768
1769 status = (*info->read_memory_func) (memaddr, buffer, 2,
1770 info);
1771 if (status == 0)
1772 {
1773 use_extend = TRUE;
1774 if (info->endian == BFD_ENDIAN_BIG)
1775 extend = bfd_getb16 (buffer);
1776 else
1777 extend = bfd_getl16 (buffer);
1778 length += 2;
1779 }
1780 }
1781
1782 infprintf (is, "%s", op->name);
1783 if (op->args[0] != '\0')
1784 infprintf (is, "\t");
1785
1786 init_print_arg_state (&state);
1787 for (s = op->args; *s != '\0'; s++)
1788 {
1789 if (*s == ','
1790 && s[1] == 'w'
1791 && GET_OP (insn, RX) == GET_OP (insn, RY))
1792 {
1793 /* Skip the register and the comma. */
1794 ++s;
1795 continue;
1796 }
1797 if (*s == ','
1798 && s[1] == 'v'
1799 && GET_OP (insn, RZ) == GET_OP (insn, RX))
1800 {
1801 /* Skip the register and the comma. */
1802 ++s;
1803 continue;
1804 }
1805 print_mips16_insn_arg (info, &state, op, *s, memaddr, insn,
1806 use_extend, extend, s[1] == '(');
1807 }
1808
1809 /* Figure out branch instruction type and delay slot information. */
1810 if ((op->pinfo & INSN_UNCOND_BRANCH_DELAY) != 0)
1811 info->branch_delay_insns = 1;
1812 if ((op->pinfo & INSN_UNCOND_BRANCH_DELAY) != 0
1813 || (op->pinfo2 & INSN2_UNCOND_BRANCH) != 0)
1814 {
1815 if ((op->pinfo & INSN_WRITE_GPR_31) != 0)
1816 info->insn_type = dis_jsr;
1817 else
1818 info->insn_type = dis_branch;
1819 }
1820 else if ((op->pinfo2 & INSN2_COND_BRANCH) != 0)
1821 info->insn_type = dis_condbranch;
1822
1823 return length;
1824 }
1825 }
1826#undef GET_OP
1827
1828 if (use_extend)
1829 infprintf (is, "0x%x", extend | 0xf000);
1830 infprintf (is, "0x%x", insn);
1831 info->insn_type = dis_noninsn;
1832
1833 return length;
1834}
1835
1836/* Disassemble microMIPS instructions. */
1837
1838static int
1839print_insn_micromips (bfd_vma memaddr, struct disassemble_info *info)
1840{
1841 const fprintf_ftype infprintf = info->fprintf_func;
1842 const struct mips_opcode *op, *opend;
1843 void *is = info->stream;
1844 bfd_byte buffer[2];
1845 unsigned int higher;
1846 unsigned int length;
1847 int status;
1848 unsigned int insn;
1849
1850 info->bytes_per_chunk = 2;
1851 info->display_endian = info->endian;
1852 info->insn_info_valid = 1;
1853 info->branch_delay_insns = 0;
1854 info->data_size = 0;
1855 info->insn_type = dis_nonbranch;
1856 info->target = 0;
1857 info->target2 = 0;
1858
1859 status = (*info->read_memory_func) (memaddr, buffer, 2, info);
1860 if (status != 0)
1861 {
1862 (*info->memory_error_func) (status, memaddr, info);
1863 return -1;
1864 }
1865
1866 length = 2;
1867
1868 if (info->endian == BFD_ENDIAN_BIG)
1869 insn = bfd_getb16 (buffer);
1870 else
1871 insn = bfd_getl16 (buffer);
1872
1873 if ((insn & 0xfc00) == 0x7c00)
1874 {
1875 /* This is a 48-bit microMIPS instruction. */
1876 higher = insn;
1877
1878 status = (*info->read_memory_func) (memaddr + 2, buffer, 2, info);
1879 if (status != 0)
1880 {
1881 infprintf (is, "micromips 0x%x", higher);
1882 (*info->memory_error_func) (status, memaddr + 2, info);
1883 return -1;
1884 }
1885 if (info->endian == BFD_ENDIAN_BIG)
1886 insn = bfd_getb16 (buffer);
1887 else
1888 insn = bfd_getl16 (buffer);
1889 higher = (higher << 16) | insn;
1890
1891 status = (*info->read_memory_func) (memaddr + 4, buffer, 2, info);
1892 if (status != 0)
1893 {
1894 infprintf (is, "micromips 0x%x", higher);
1895 (*info->memory_error_func) (status, memaddr + 4, info);
1896 return -1;
1897 }
1898 if (info->endian == BFD_ENDIAN_BIG)
1899 insn = bfd_getb16 (buffer);
1900 else
1901 insn = bfd_getl16 (buffer);
1902 infprintf (is, "0x%x%04x (48-bit insn)", higher, insn);
1903
1904 info->insn_type = dis_noninsn;
1905 return 6;
1906 }
1907 else if ((insn & 0x1c00) == 0x0000 || (insn & 0x1000) == 0x1000)
1908 {
1909 /* This is a 32-bit microMIPS instruction. */
1910 higher = insn;
1911
1912 status = (*info->read_memory_func) (memaddr + 2, buffer, 2, info);
1913 if (status != 0)
1914 {
1915 infprintf (is, "micromips 0x%x", higher);
1916 (*info->memory_error_func) (status, memaddr + 2, info);
1917 return -1;
1918 }
1919
1920 if (info->endian == BFD_ENDIAN_BIG)
1921 insn = bfd_getb16 (buffer);
1922 else
1923 insn = bfd_getl16 (buffer);
1924
1925 insn = insn | (higher << 16);
1926
1927 length += 2;
1928 }
1929
1930 /* FIXME: Should probably use a hash table on the major opcode here. */
1931
1932 opend = micromips_opcodes + bfd_micromips_num_opcodes;
1933 for (op = micromips_opcodes; op < opend; op++)
1934 {
1935 if (op->pinfo != INSN_MACRO
1936 && !(no_aliases && (op->pinfo2 & INSN2_ALIAS))
1937 && (insn & op->mask) == op->match
1938 && ((length == 2 && (op->mask & 0xffff0000) == 0)
1939 || (length == 4 && (op->mask & 0xffff0000) != 0)))
1940 {
1941 infprintf (is, "%s", op->name);
1942
1943 if (op->args[0])
1944 {
1945 infprintf (is, "\t");
1946 print_insn_args (info, op, decode_micromips_operand, insn,
1947 memaddr + length + 1);
1948 }
1949
1950 /* Figure out instruction type and branch delay information. */
1951 if ((op->pinfo
1952 & (INSN_UNCOND_BRANCH_DELAY | INSN_COND_BRANCH_DELAY)) != 0)
1953 info->branch_delay_insns = 1;
1954 if (((op->pinfo & INSN_UNCOND_BRANCH_DELAY)
1955 | (op->pinfo2 & INSN2_UNCOND_BRANCH)) != 0)
1956 {
1957 if ((op->pinfo & (INSN_WRITE_GPR_31 | INSN_WRITE_1)) != 0)
1958 info->insn_type = dis_jsr;
1959 else
1960 info->insn_type = dis_branch;
1961 }
1962 else if (((op->pinfo & INSN_COND_BRANCH_DELAY)
1963 | (op->pinfo2 & INSN2_COND_BRANCH)) != 0)
1964 {
1965 if ((op->pinfo & INSN_WRITE_GPR_31) != 0)
1966 info->insn_type = dis_condjsr;
1967 else
1968 info->insn_type = dis_condbranch;
1969 }
1970 else if ((op->pinfo
1971 & (INSN_STORE_MEMORY | INSN_LOAD_MEMORY_DELAY)) != 0)
1972 info->insn_type = dis_dref;
1973
1974 return length;
1975 }
1976 }
1977
1978 infprintf (is, "0x%x", insn);
1979 info->insn_type = dis_noninsn;
1980
1981 return length;
1982}
1983
1984/* Return 1 if a symbol associated with the location being disassembled
1985 indicates a compressed (MIPS16 or microMIPS) mode. We iterate over
1986 all the symbols at the address being considered assuming if at least
1987 one of them indicates code compression, then such code has been
1988 genuinely produced here (other symbols could have been derived from
1989 function symbols defined elsewhere or could define data). Otherwise,
1990 return 0. */
1991
1992static bfd_boolean
1993is_compressed_mode_p (struct disassemble_info *info)
1994{
1995 int i;
1996 int l;
1997
1998 for (i = info->symtab_pos, l = i + info->num_symbols; i < l; i++)
1999 if (((info->symtab[i])->flags & BSF_SYNTHETIC) != 0
2000 && ((!micromips_ase
2001 && ELF_ST_IS_MIPS16 ((*info->symbols)->udata.i))
2002 || (micromips_ase
2003 && ELF_ST_IS_MICROMIPS ((*info->symbols)->udata.i))))
2004 return 1;
2005 else if (bfd_asymbol_flavour (info->symtab[i]) == bfd_target_elf_flavour
2006 && info->symtab[i]->section == info->section)
2007 {
2008 elf_symbol_type *symbol = (elf_symbol_type *) info->symtab[i];
2009 if ((!micromips_ase
2010 && ELF_ST_IS_MIPS16 (symbol->internal_elf_sym.st_other))
2011 || (micromips_ase
2012 && ELF_ST_IS_MICROMIPS (symbol->internal_elf_sym.st_other)))
2013 return 1;
2014 }
2015
2016 return 0;
2017}
2018
2019/* In an environment where we do not know the symbol type of the
2020 instruction we are forced to assume that the low order bit of the
2021 instructions' address may mark it as a mips16 instruction. If we
2022 are single stepping, or the pc is within the disassembled function,
2023 this works. Otherwise, we need a clue. Sometimes. */
2024
2025static int
2026_print_insn_mips (bfd_vma memaddr,
2027 struct disassemble_info *info,
2028 enum bfd_endian endianness)
2029{
2030 int (*print_insn_compr) (bfd_vma, struct disassemble_info *);
2031 bfd_byte buffer[INSNLEN];
2032 int status;
2033
2034 set_default_mips_dis_options (info);
2035 parse_mips_dis_options (info->disassembler_options);
2036
2037 if (info->mach == bfd_mach_mips16)
2038 return print_insn_mips16 (memaddr, info);
2039 if (info->mach == bfd_mach_mips_micromips)
2040 return print_insn_micromips (memaddr, info);
2041
2042 print_insn_compr = !micromips_ase ? print_insn_mips16 : print_insn_micromips;
2043
2044#if 1
2045 /* FIXME: If odd address, this is CLEARLY a compressed instruction. */
2046 /* Only a few tools will work this way. */
2047 if (memaddr & 0x01)
2048 return print_insn_compr (memaddr, info);
2049#endif
2050
2051#if SYMTAB_AVAILABLE
2052 if (is_compressed_mode_p (info))
2053 return print_insn_compr (memaddr, info);
2054#endif
2055
2056 status = (*info->read_memory_func) (memaddr, buffer, INSNLEN, info);
2057 if (status == 0)
2058 {
2059 int insn;
2060
2061 if (endianness == BFD_ENDIAN_BIG)
2062 insn = bfd_getb32 (buffer);
2063 else
2064 insn = bfd_getl32 (buffer);
2065
2066 return print_insn_mips (memaddr, insn, info);
2067 }
2068 else
2069 {
2070 (*info->memory_error_func) (status, memaddr, info);
2071 return -1;
2072 }
2073}
2074
2075int
2076print_insn_big_mips (bfd_vma memaddr, struct disassemble_info *info)
2077{
2078 return _print_insn_mips (memaddr, info, BFD_ENDIAN_BIG);
2079}
2080
2081int
2082print_insn_little_mips (bfd_vma memaddr, struct disassemble_info *info)
2083{
2084 return _print_insn_mips (memaddr, info, BFD_ENDIAN_LITTLE);
2085}
2086\f
2087void
2088print_mips_disassembler_options (FILE *stream)
2089{
2090 unsigned int i;
2091
2092 fprintf (stream, _("\n\
2093The following MIPS specific disassembler options are supported for use\n\
2094with the -M switch (multiple options should be separated by commas):\n"));
2095
2096 fprintf (stream, _("\n\
2097 virt Recognize the virtualization ASE instructions.\n"));
2098
2099 fprintf (stream, _("\n\
2100 gpr-names=ABI Print GPR names according to specified ABI.\n\
2101 Default: based on binary being disassembled.\n"));
2102
2103 fprintf (stream, _("\n\
2104 fpr-names=ABI Print FPR names according to specified ABI.\n\
2105 Default: numeric.\n"));
2106
2107 fprintf (stream, _("\n\
2108 cp0-names=ARCH Print CP0 register names according to\n\
2109 specified architecture.\n\
2110 Default: based on binary being disassembled.\n"));
2111
2112 fprintf (stream, _("\n\
2113 hwr-names=ARCH Print HWR names according to specified \n\
2114 architecture.\n\
2115 Default: based on binary being disassembled.\n"));
2116
2117 fprintf (stream, _("\n\
2118 reg-names=ABI Print GPR and FPR names according to\n\
2119 specified ABI.\n"));
2120
2121 fprintf (stream, _("\n\
2122 reg-names=ARCH Print CP0 register and HWR names according to\n\
2123 specified architecture.\n"));
2124
2125 fprintf (stream, _("\n\
2126 For the options above, the following values are supported for \"ABI\":\n\
2127 "));
2128 for (i = 0; i < ARRAY_SIZE (mips_abi_choices); i++)
2129 fprintf (stream, " %s", mips_abi_choices[i].name);
2130 fprintf (stream, _("\n"));
2131
2132 fprintf (stream, _("\n\
2133 For the options above, The following values are supported for \"ARCH\":\n\
2134 "));
2135 for (i = 0; i < ARRAY_SIZE (mips_arch_choices); i++)
2136 if (*mips_arch_choices[i].name != '\0')
2137 fprintf (stream, " %s", mips_arch_choices[i].name);
2138 fprintf (stream, _("\n"));
2139
2140 fprintf (stream, _("\n"));
2141}
GDB Binutils - Deliverables
This page took 0.037915 seconds and 4 git commands to generate.