2 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
10 #include "dra74x.dtsi"
11 #include <dt-bindings/gpio/gpio.h>
15 compatible = "ti,dra7-evm", "ti,dra742", "ti,dra74", "ti,dra7";
18 device_type = "memory";
19 reg = <0x80000000 0x60000000>; /* 1536 MB */
22 mmc2_3v3: fixedregulator-mmc2 {
23 compatible = "regulator-fixed";
24 regulator-name = "mmc2_3v3";
25 regulator-min-microvolt = <3300000>;
26 regulator-max-microvolt = <3300000>;
29 vtt_fixed: fixedregulator-vtt {
30 compatible = "regulator-fixed";
31 regulator-name = "vtt_fixed";
32 regulator-min-microvolt = <1350000>;
33 regulator-max-microvolt = <1350000>;
37 gpio = <&gpio7 11 GPIO_ACTIVE_HIGH>;
42 pinctrl-names = "default";
43 pinctrl-0 = <&vtt_pin>;
45 vtt_pin: pinmux_vtt_pin {
46 pinctrl-single,pins = <
47 0x3b4 (PIN_OUTPUT | MUX_MODE14) /* spi1_cs1.gpio7_11 */
51 i2c1_pins: pinmux_i2c1_pins {
52 pinctrl-single,pins = <
53 0x400 (PIN_INPUT | MUX_MODE0) /* i2c1_sda */
54 0x404 (PIN_INPUT | MUX_MODE0) /* i2c1_scl */
58 i2c2_pins: pinmux_i2c2_pins {
59 pinctrl-single,pins = <
60 0x408 (PIN_INPUT | MUX_MODE0) /* i2c2_sda */
61 0x40c (PIN_INPUT | MUX_MODE0) /* i2c2_scl */
65 i2c3_pins: pinmux_i2c3_pins {
66 pinctrl-single,pins = <
67 0x288 (PIN_INPUT | MUX_MODE9) /* gpio6_14.i2c3_sda */
68 0x28c (PIN_INPUT | MUX_MODE9) /* gpio6_15.i2c3_scl */
72 mcspi1_pins: pinmux_mcspi1_pins {
73 pinctrl-single,pins = <
74 0x3a4 (PIN_INPUT | MUX_MODE0) /* spi1_sclk */
75 0x3a8 (PIN_INPUT | MUX_MODE0) /* spi1_d1 */
76 0x3ac (PIN_INPUT | MUX_MODE0) /* spi1_d0 */
77 0x3b0 (PIN_INPUT_SLEW | MUX_MODE0) /* spi1_cs0 */
78 0x3b8 (PIN_INPUT_SLEW | MUX_MODE6) /* spi1_cs2.hdmi1_hpd */
79 0x3bc (PIN_INPUT_SLEW | MUX_MODE6) /* spi1_cs3.hdmi1_cec */
83 mcspi2_pins: pinmux_mcspi2_pins {
84 pinctrl-single,pins = <
85 0x3c0 (PIN_INPUT | MUX_MODE0) /* spi2_sclk */
86 0x3c4 (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_d1 */
87 0x3c8 (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_d1 */
88 0x3cc (PIN_INPUT_SLEW | MUX_MODE0) /* spi2_cs0 */
92 uart1_pins: pinmux_uart1_pins {
93 pinctrl-single,pins = <
94 0x3e0 (PIN_INPUT_SLEW | MUX_MODE0) /* uart1_rxd */
95 0x3e4 (PIN_INPUT_SLEW | MUX_MODE0) /* uart1_txd */
96 0x3e8 (PIN_INPUT | MUX_MODE3) /* uart1_ctsn */
97 0x3ec (PIN_INPUT | MUX_MODE3) /* uart1_rtsn */
101 uart2_pins: pinmux_uart2_pins {
102 pinctrl-single,pins = <
103 0x3f0 (PIN_INPUT | MUX_MODE0) /* uart2_rxd */
104 0x3f4 (PIN_INPUT | MUX_MODE0) /* uart2_txd */
105 0x3f8 (PIN_INPUT | MUX_MODE0) /* uart2_ctsn */
106 0x3fc (PIN_INPUT | MUX_MODE0) /* uart2_rtsn */
110 uart3_pins: pinmux_uart3_pins {
111 pinctrl-single,pins = <
112 0x248 (PIN_INPUT_SLEW | MUX_MODE0) /* uart3_rxd */
113 0x24c (PIN_INPUT_SLEW | MUX_MODE0) /* uart3_txd */
117 qspi1_pins: pinmux_qspi1_pins {
118 pinctrl-single,pins = <
119 0x4c (PIN_INPUT | MUX_MODE1) /* gpmc_a3.qspi1_cs2 */
120 0x50 (PIN_INPUT | MUX_MODE1) /* gpmc_a4.qspi1_cs3 */
121 0x74 (PIN_INPUT | MUX_MODE1) /* gpmc_a13.qspi1_rtclk */
122 0x78 (PIN_INPUT | MUX_MODE1) /* gpmc_a14.qspi1_d3 */
123 0x7c (PIN_INPUT | MUX_MODE1) /* gpmc_a15.qspi1_d2 */
124 0x80 (PIN_INPUT | MUX_MODE1) /* gpmc_a16.qspi1_d1 */
125 0x84 (PIN_INPUT | MUX_MODE1) /* gpmc_a17.qspi1_d0 */
126 0x88 (PIN_INPUT | MUX_MODE1) /* qpmc_a18.qspi1_sclk */
127 0xb8 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_cs2.qspi1_cs0 */
128 0xbc (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_cs3.qspi1_cs1 */
132 usb1_pins: pinmux_usb1_pins {
133 pinctrl-single,pins = <
134 0x280 (PIN_INPUT_SLEW | MUX_MODE0) /* usb1_drvvbus */
138 usb2_pins: pinmux_usb2_pins {
139 pinctrl-single,pins = <
140 0x284 (PIN_INPUT_SLEW | MUX_MODE0) /* usb2_drvvbus */
144 nand_flash_x16: nand_flash_x16 {
145 /* On DRA7 EVM, GPMC_WPN and NAND_BOOTn comes from DIP switch
146 * So NAND flash requires following switch settings:
147 * SW5.9 (GPMC_WPN) = LOW
148 * SW5.1 (NAND_BOOTn) = HIGH */
149 pinctrl-single,pins = <
150 0x0 (PIN_INPUT | MUX_MODE0) /* gpmc_ad0 */
151 0x4 (PIN_INPUT | MUX_MODE0) /* gpmc_ad1 */
152 0x8 (PIN_INPUT | MUX_MODE0) /* gpmc_ad2 */
153 0xc (PIN_INPUT | MUX_MODE0) /* gpmc_ad3 */
154 0x10 (PIN_INPUT | MUX_MODE0) /* gpmc_ad4 */
155 0x14 (PIN_INPUT | MUX_MODE0) /* gpmc_ad5 */
156 0x18 (PIN_INPUT | MUX_MODE0) /* gpmc_ad6 */
157 0x1c (PIN_INPUT | MUX_MODE0) /* gpmc_ad7 */
158 0x20 (PIN_INPUT | MUX_MODE0) /* gpmc_ad8 */
159 0x24 (PIN_INPUT | MUX_MODE0) /* gpmc_ad9 */
160 0x28 (PIN_INPUT | MUX_MODE0) /* gpmc_ad10 */
161 0x2c (PIN_INPUT | MUX_MODE0) /* gpmc_ad11 */
162 0x30 (PIN_INPUT | MUX_MODE0) /* gpmc_ad12 */
163 0x34 (PIN_INPUT | MUX_MODE0) /* gpmc_ad13 */
164 0x38 (PIN_INPUT | MUX_MODE0) /* gpmc_ad14 */
165 0x3c (PIN_INPUT | MUX_MODE0) /* gpmc_ad15 */
166 0xd8 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_wait0 */
167 0xcc (PIN_OUTPUT | MUX_MODE0) /* gpmc_wen */
168 0xb4 (PIN_OUTPUT_PULLUP | MUX_MODE0) /* gpmc_csn0 */
169 0xc4 (PIN_OUTPUT | MUX_MODE0) /* gpmc_advn_ale */
170 0xc8 (PIN_OUTPUT | MUX_MODE0) /* gpmc_oen_ren */
171 0xd0 (PIN_OUTPUT | MUX_MODE0) /* gpmc_be0n_cle */
175 cpsw_default: cpsw_default {
176 pinctrl-single,pins = <
178 0x250 (PIN_OUTPUT | MUX_MODE0) /* rgmii0_txc.rgmii0_txc */
179 0x254 (PIN_OUTPUT | MUX_MODE0) /* rgmii0_txctl.rgmii0_txctl */
180 0x258 (PIN_OUTPUT | MUX_MODE0) /* rgmii0_td3.rgmii0_txd3 */
181 0x25c (PIN_OUTPUT | MUX_MODE0) /* rgmii0_txd2.rgmii0_txd2 */
182 0x260 (PIN_OUTPUT | MUX_MODE0) /* rgmii0_txd1.rgmii0_txd1 */
183 0x264 (PIN_OUTPUT | MUX_MODE0) /* rgmii0_txd0.rgmii0_txd0 */
184 0x268 (PIN_INPUT | MUX_MODE0) /* rgmii0_rxc.rgmii0_rxc */
185 0x26c (PIN_INPUT | MUX_MODE0) /* rgmii0_rxctl.rgmii0_rxctl */
186 0x270 (PIN_INPUT | MUX_MODE0) /* rgmii0_rxd3.rgmii0_rxd3 */
187 0x274 (PIN_INPUT | MUX_MODE0) /* rgmii0_rxd2.rgmii0_rxd2 */
188 0x278 (PIN_INPUT | MUX_MODE0) /* rgmii0_rxd1.rgmii0_rxd1 */
189 0x27c (PIN_INPUT | MUX_MODE0) /* rgmii0_rxd0.rgmii0_rxd0 */
192 0x198 (PIN_OUTPUT | MUX_MODE3) /* vin2a_d12.rgmii1_txc */
193 0x19c (PIN_OUTPUT | MUX_MODE3) /* vin2a_d13.rgmii1_tctl */
194 0x1a0 (PIN_OUTPUT | MUX_MODE3) /* vin2a_d14.rgmii1_td3 */
195 0x1a4 (PIN_OUTPUT | MUX_MODE3) /* vin2a_d15.rgmii1_td2 */
196 0x1a8 (PIN_OUTPUT | MUX_MODE3) /* vin2a_d16.rgmii1_td1 */
197 0x1ac (PIN_OUTPUT | MUX_MODE3) /* vin2a_d17.rgmii1_td0 */
198 0x1b0 (PIN_INPUT | MUX_MODE3) /* vin2a_d18.rgmii1_rclk */
199 0x1b4 (PIN_INPUT | MUX_MODE3) /* vin2a_d19.rgmii1_rctl */
200 0x1b8 (PIN_INPUT | MUX_MODE3) /* vin2a_d20.rgmii1_rd3 */
201 0x1bc (PIN_INPUT | MUX_MODE3) /* vin2a_d21.rgmii1_rd2 */
202 0x1c0 (PIN_INPUT | MUX_MODE3) /* vin2a_d22.rgmii1_rd1 */
203 0x1c4 (PIN_INPUT | MUX_MODE3) /* vin2a_d23.rgmii1_rd0 */
208 cpsw_sleep: cpsw_sleep {
209 pinctrl-single,pins = <
240 davinci_mdio_default: davinci_mdio_default {
241 pinctrl-single,pins = <
242 0x23c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_d.mdio_d */
243 0x240 (PIN_INPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */
247 davinci_mdio_sleep: davinci_mdio_sleep {
248 pinctrl-single,pins = <
254 dcan1_pins_default: dcan1_pins_default {
255 pinctrl-single,pins = <
256 0x3d0 (PIN_OUTPUT | MUX_MODE0) /* dcan1_tx */
257 0x3d4 (MUX_MODE15) /* dcan1_rx.off */
258 0x418 (PULL_DIS | MUX_MODE1) /* wakeup0.dcan1_rx */
262 dcan1_pins_sleep: dcan1_pins_sleep {
263 pinctrl-single,pins = <
264 0x3d0 (MUX_MODE15) /* dcan1_tx.off */
265 0x3d4 (MUX_MODE15) /* dcan1_rx.off */
266 0x418 (MUX_MODE15) /* wakeup0.off */
273 pinctrl-names = "default";
274 pinctrl-0 = <&i2c1_pins>;
275 clock-frequency = <400000>;
277 tps659038: tps659038@58 {
278 compatible = "ti,tps659038";
282 compatible = "ti,tps659038-pmic";
285 smps123_reg: smps123 {
287 regulator-name = "smps123";
288 regulator-min-microvolt = < 850000>;
289 regulator-max-microvolt = <1250000>;
296 regulator-name = "smps45";
297 regulator-min-microvolt = < 850000>;
298 regulator-max-microvolt = <1150000>;
304 /* VDD_GPU - over VDD_SMPS6 */
305 regulator-name = "smps6";
306 regulator-min-microvolt = <850000>;
307 regulator-max-microvolt = <1250000>;
314 regulator-name = "smps7";
315 regulator-min-microvolt = <850000>;
316 regulator-max-microvolt = <1060000>;
323 regulator-name = "smps8";
324 regulator-min-microvolt = < 850000>;
325 regulator-max-microvolt = <1250000>;
332 regulator-name = "smps9";
333 regulator-min-microvolt = <1800000>;
334 regulator-max-microvolt = <1800000>;
340 /* LDO1_OUT --> SDIO */
341 regulator-name = "ldo1";
342 regulator-min-microvolt = <1800000>;
343 regulator-max-microvolt = <3300000>;
349 /* LDO2 -> VDDSHV5, LDO2 also goes to CAN_PHY_3V3 */
350 regulator-name = "ldo2";
351 regulator-min-microvolt = <3300000>;
352 regulator-max-microvolt = <3300000>;
359 regulator-name = "ldo3";
360 regulator-min-microvolt = <1800000>;
361 regulator-max-microvolt = <1800000>;
368 regulator-name = "ldo9";
369 regulator-min-microvolt = <1050000>;
370 regulator-max-microvolt = <1050000>;
377 regulator-name = "ldoln";
378 regulator-min-microvolt = <1800000>;
379 regulator-max-microvolt = <1800000>;
385 /* VDDA_3V_USB: VDDA_USBHS33 */
386 regulator-name = "ldousb";
387 regulator-min-microvolt = <3300000>;
388 regulator-max-microvolt = <3300000>;
398 pinctrl-names = "default";
399 pinctrl-0 = <&i2c2_pins>;
400 clock-frequency = <400000>;
405 pinctrl-names = "default";
406 pinctrl-0 = <&i2c3_pins>;
407 clock-frequency = <400000>;
412 pinctrl-names = "default";
413 pinctrl-0 = <&mcspi1_pins>;
418 pinctrl-names = "default";
419 pinctrl-0 = <&mcspi2_pins>;
424 pinctrl-names = "default";
425 pinctrl-0 = <&uart1_pins>;
426 interrupts-extended = <&gic GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
427 <&dra7_pmx_core 0x3e0>;
432 pinctrl-names = "default";
433 pinctrl-0 = <&uart2_pins>;
438 pinctrl-names = "default";
439 pinctrl-0 = <&uart3_pins>;
444 vmmc-supply = <&ldo1_reg>;
450 vmmc-supply = <&mmc2_3v3>;
455 cpu0-supply = <&smps123_reg>;
460 pinctrl-names = "default";
461 pinctrl-0 = <&qspi1_pins>;
463 spi-max-frequency = <48000000>;
465 compatible = "s25fl256s1";
466 spi-max-frequency = <48000000>;
468 spi-tx-bus-width = <1>;
469 spi-rx-bus-width = <4>;
472 #address-cells = <1>;
475 /* MTD partition table.
476 * The ROM checks the first four physical blocks
477 * for a valid file to boot and the flash here is
482 reg = <0x00000000 0x000010000>;
485 label = "QSPI.SPL.backup1";
486 reg = <0x00010000 0x00010000>;
489 label = "QSPI.SPL.backup2";
490 reg = <0x00020000 0x00010000>;
493 label = "QSPI.SPL.backup3";
494 reg = <0x00030000 0x00010000>;
497 label = "QSPI.u-boot";
498 reg = <0x00040000 0x00100000>;
501 label = "QSPI.u-boot-spl-os";
502 reg = <0x00140000 0x00010000>;
505 label = "QSPI.u-boot-env";
506 reg = <0x00150000 0x00010000>;
509 label = "QSPI.u-boot-env.backup1";
510 reg = <0x00160000 0x0010000>;
513 label = "QSPI.kernel";
514 reg = <0x00170000 0x0800000>;
517 label = "QSPI.file-system";
518 reg = <0x00970000 0x01690000>;
524 dr_mode = "peripheral";
525 pinctrl-names = "default";
526 pinctrl-0 = <&usb1_pins>;
531 pinctrl-names = "default";
532 pinctrl-0 = <&usb2_pins>;
541 pinctrl-names = "default";
542 pinctrl-0 = <&nand_flash_x16>;
543 ranges = <0 0 0 0x01000000>; /* minimum GPMC partition = 16MB */
545 reg = <0 0 4>; /* device IO registers */
546 ti,nand-ecc-opt = "bch8";
548 nand-bus-width = <16>;
549 gpmc,device-width = <2>;
550 gpmc,sync-clk-ps = <0>;
552 gpmc,cs-rd-off-ns = <80>;
553 gpmc,cs-wr-off-ns = <80>;
554 gpmc,adv-on-ns = <0>;
555 gpmc,adv-rd-off-ns = <60>;
556 gpmc,adv-wr-off-ns = <60>;
557 gpmc,we-on-ns = <10>;
558 gpmc,we-off-ns = <50>;
560 gpmc,oe-off-ns = <40>;
561 gpmc,access-ns = <40>;
562 gpmc,wr-access-ns = <80>;
563 gpmc,rd-cycle-ns = <80>;
564 gpmc,wr-cycle-ns = <80>;
565 gpmc,bus-turnaround-ns = <0>;
566 gpmc,cycle2cycle-delay-ns = <0>;
567 gpmc,clk-activation-ns = <0>;
568 gpmc,wait-monitoring-ns = <0>;
569 gpmc,wr-data-mux-bus-ns = <0>;
570 /* MTD partition table */
571 /* All SPL-* partitions are sized to minimal length
572 * which can be independently programmable. For
573 * NAND flash this is equal to size of erase-block */
574 #address-cells = <1>;
578 reg = <0x00000000 0x000020000>;
581 label = "NAND.SPL.backup1";
582 reg = <0x00020000 0x00020000>;
585 label = "NAND.SPL.backup2";
586 reg = <0x00040000 0x00020000>;
589 label = "NAND.SPL.backup3";
590 reg = <0x00060000 0x00020000>;
593 label = "NAND.u-boot-spl-os";
594 reg = <0x00080000 0x00040000>;
597 label = "NAND.u-boot";
598 reg = <0x000c0000 0x00100000>;
601 label = "NAND.u-boot-env";
602 reg = <0x001c0000 0x00020000>;
605 label = "NAND.u-boot-env.backup1";
606 reg = <0x001e0000 0x00020000>;
609 label = "NAND.kernel";
610 reg = <0x00200000 0x00800000>;
613 label = "NAND.file-system";
614 reg = <0x00a00000 0x0f600000>;
620 phy-supply = <&ldousb_reg>;
624 phy-supply = <&ldousb_reg>;
634 pinctrl-names = "default", "sleep";
635 pinctrl-0 = <&cpsw_default>;
636 pinctrl-1 = <&cpsw_sleep>;
641 phy_id = <&davinci_mdio>, <2>;
643 dual_emac_res_vlan = <1>;
647 phy_id = <&davinci_mdio>, <3>;
649 dual_emac_res_vlan = <2>;
653 pinctrl-names = "default", "sleep";
654 pinctrl-0 = <&davinci_mdio_default>;
655 pinctrl-1 = <&davinci_mdio_sleep>;
660 pinctrl-names = "default", "sleep";
661 pinctrl-0 = <&dcan1_pins_default>;
662 pinctrl-1 = <&dcan1_pins_sleep>;