projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge tag 'drm-intel-next-2016-01-24' of git://anongit.freedesktop.org/drm-intel...
[deliverable/linux.git] / arch / arm / boot / dts / sama5d2.dtsi
1 /*
2 * sama5d2.dtsi - Device Tree Include file for SAMA5D2 family SoC
3 *
4 * Copyright (C) 2015 Atmel,
5 * 2015 Ludovic Desroches <ludovic.desroches@atmel.com>
6 *
7 * This file is dual-licensed: you can use it either under the terms
8 * of the GPL or the X11 license, at your option. Note that this dual
9 * licensing only applies to this file, and not this project as a
10 * whole.
11 *
12 * a) This file is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of the
15 * License, or (at your option) any later version.
16 *
17 * This file is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * Or, alternatively,
23 *
24 * b) Permission is hereby granted, free of charge, to any person
25 * obtaining a copy of this software and associated documentation
26 * files (the "Software"), to deal in the Software without
27 * restriction, including without limitation the rights to use,
28 * copy, modify, merge, publish, distribute, sublicense, and/or
29 * sell copies of the Software, and to permit persons to whom the
30 * Software is furnished to do so, subject to the following
31 * conditions:
32 *
33 * The above copyright notice and this permission notice shall be
34 * included in all copies or substantial portions of the Software.
35 *
36 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
37 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
38 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
39 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
40 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
41 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
42 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
43 * OTHER DEALINGS IN THE SOFTWARE.
44 */
45
46 #include "skeleton.dtsi"
47 #include <dt-bindings/dma/at91.h>
48 #include <dt-bindings/interrupt-controller/irq.h>
49 #include <dt-bindings/clock/at91.h>
50
51 / {
52 model = "Atmel SAMA5D2 family SoC";
53 compatible = "atmel,sama5d2";
54 interrupt-parent = <&aic>;
55
56 aliases {
57 serial0 = &uart1;
58 serial1 = &uart3;
59 tcb0 = &tcb0;
60 tcb1 = &tcb1;
61 };
62
63 cpus {
64 #address-cells = <1>;
65 #size-cells = <0>;
66
67 cpu@0 {
68 device_type = "cpu";
69 compatible = "arm,cortex-a5";
70 reg = <0>;
71 next-level-cache = <&L2>;
72 };
73 };
74
75 memory {
76 reg = <0x20000000 0x20000000>;
77 };
78
79 clocks {
80 slow_xtal: slow_xtal {
81 compatible = "fixed-clock";
82 #clock-cells = <0>;
83 clock-frequency = <0>;
84 };
85
86 main_xtal: main_xtal {
87 compatible = "fixed-clock";
88 #clock-cells = <0>;
89 clock-frequency = <0>;
90 };
91
92 adc_op_clk: adc_op_clk{
93 compatible = "fixed-clock";
94 #clock-cells = <0>;
95 clock-frequency = <1000000>;
96 };
97 };
98
99 ns_sram: sram@00200000 {
100 compatible = "mmio-sram";
101 reg = <0x00200000 0x20000>;
102 };
103
104 ahb {
105 compatible = "simple-bus";
106 #address-cells = <1>;
107 #size-cells = <1>;
108 ranges;
109
110 usb0: gadget@00300000 {
111 #address-cells = <1>;
112 #size-cells = <0>;
113 compatible = "atmel,sama5d3-udc";
114 reg = <0x00300000 0x100000
115 0xfc02c000 0x400>;
116 interrupts = <42 IRQ_TYPE_LEVEL_HIGH 2>;
117 clocks = <&udphs_clk>, <&utmi>;
118 clock-names = "pclk", "hclk";
119 status = "disabled";
120
121 ep0 {
122 reg = <0>;
123 atmel,fifo-size = <64>;
124 atmel,nb-banks = <1>;
125 };
126
127 ep1 {
128 reg = <1>;
129 atmel,fifo-size = <1024>;
130 atmel,nb-banks = <3>;
131 atmel,can-dma;
132 atmel,can-isoc;
133 };
134
135 ep2 {
136 reg = <2>;
137 atmel,fifo-size = <1024>;
138 atmel,nb-banks = <3>;
139 atmel,can-dma;
140 atmel,can-isoc;
141 };
142
143 ep3 {
144 reg = <3>;
145 atmel,fifo-size = <1024>;
146 atmel,nb-banks = <2>;
147 atmel,can-dma;
148 atmel,can-isoc;
149 };
150
151 ep4 {
152 reg = <4>;
153 atmel,fifo-size = <1024>;
154 atmel,nb-banks = <2>;
155 atmel,can-dma;
156 atmel,can-isoc;
157 };
158
159 ep5 {
160 reg = <5>;
161 atmel,fifo-size = <1024>;
162 atmel,nb-banks = <2>;
163 atmel,can-dma;
164 atmel,can-isoc;
165 };
166
167 ep6 {
168 reg = <6>;
169 atmel,fifo-size = <1024>;
170 atmel,nb-banks = <2>;
171 atmel,can-dma;
172 atmel,can-isoc;
173 };
174
175 ep7 {
176 reg = <7>;
177 atmel,fifo-size = <1024>;
178 atmel,nb-banks = <2>;
179 atmel,can-dma;
180 atmel,can-isoc;
181 };
182
183 ep8 {
184 reg = <8>;
185 atmel,fifo-size = <1024>;
186 atmel,nb-banks = <2>;
187 atmel,can-isoc;
188 };
189
190 ep9 {
191 reg = <9>;
192 atmel,fifo-size = <1024>;
193 atmel,nb-banks = <2>;
194 atmel,can-isoc;
195 };
196
197 ep10 {
198 reg = <10>;
199 atmel,fifo-size = <1024>;
200 atmel,nb-banks = <2>;
201 atmel,can-isoc;
202 };
203
204 ep11 {
205 reg = <11>;
206 atmel,fifo-size = <1024>;
207 atmel,nb-banks = <2>;
208 atmel,can-isoc;
209 };
210
211 ep12 {
212 reg = <12>;
213 atmel,fifo-size = <1024>;
214 atmel,nb-banks = <2>;
215 atmel,can-isoc;
216 };
217
218 ep13 {
219 reg = <13>;
220 atmel,fifo-size = <1024>;
221 atmel,nb-banks = <2>;
222 atmel,can-isoc;
223 };
224
225 ep14 {
226 reg = <14>;
227 atmel,fifo-size = <1024>;
228 atmel,nb-banks = <2>;
229 atmel,can-isoc;
230 };
231
232 ep15 {
233 reg = <15>;
234 atmel,fifo-size = <1024>;
235 atmel,nb-banks = <2>;
236 atmel,can-isoc;
237 };
238 };
239
240 usb1: ohci@00400000 {
241 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
242 reg = <0x00400000 0x100000>;
243 interrupts = <41 IRQ_TYPE_LEVEL_HIGH 2>;
244 clocks = <&uhphs_clk>, <&uhphs_clk>, <&uhpck>;
245 clock-names = "ohci_clk", "hclk", "uhpck";
246 status = "disabled";
247 };
248
249 usb2: ehci@00500000 {
250 compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
251 reg = <0x00500000 0x100000>;
252 interrupts = <41 IRQ_TYPE_LEVEL_HIGH 2>;
253 clocks = <&utmi>, <&uhphs_clk>;
254 clock-names = "usb_clk", "ehci_clk";
255 status = "disabled";
256 };
257
258 L2: cache-controller@00a00000 {
259 compatible = "arm,pl310-cache";
260 reg = <0x00a00000 0x1000>;
261 interrupts = <63 IRQ_TYPE_LEVEL_HIGH 4>;
262 cache-unified;
263 cache-level = <2>;
264 };
265
266 sdmmc0: sdio-host@a0000000 {
267 compatible = "atmel,sama5d2-sdhci";
268 reg = <0xa0000000 0x300>;
269 interrupts = <31 IRQ_TYPE_LEVEL_HIGH 0>;
270 clocks = <&sdmmc0_hclk>, <&sdmmc0_gclk>, <&main>;
271 clock-names = "hclock", "multclk", "baseclk";
272 status = "disabled";
273 };
274
275 sdmmc1: sdio-host@b0000000 {
276 compatible = "atmel,sama5d2-sdhci";
277 reg = <0xb0000000 0x300>;
278 interrupts = <32 IRQ_TYPE_LEVEL_HIGH 0>;
279 clocks = <&sdmmc1_hclk>, <&sdmmc1_gclk>, <&main>;
280 clock-names = "hclock", "multclk", "baseclk";
281 status = "disabled";
282 };
283
284 apb {
285 compatible = "simple-bus";
286 #address-cells = <1>;
287 #size-cells = <1>;
288 ranges;
289
290 ramc0: ramc@f000c000 {
291 compatible = "atmel,sama5d3-ddramc";
292 reg = <0xf000c000 0x200>;
293 clocks = <&ddrck>, <&mpddr_clk>;
294 clock-names = "ddrck", "mpddr";
295 };
296
297 dma0: dma-controller@f0010000 {
298 compatible = "atmel,sama5d4-dma";
299 reg = <0xf0010000 0x1000>;
300 interrupts = <6 IRQ_TYPE_LEVEL_HIGH 0>;
301 #dma-cells = <1>;
302 clocks = <&dma0_clk>;
303 clock-names = "dma_clk";
304 };
305
306 pmc: pmc@f0014000 {
307 compatible = "atmel,sama5d2-pmc", "syscon";
308 reg = <0xf0014000 0x160>;
309 interrupts = <74 IRQ_TYPE_LEVEL_HIGH 7>;
310 interrupt-controller;
311 #address-cells = <1>;
312 #size-cells = <0>;
313 #interrupt-cells = <1>;
314
315 main_rc_osc: main_rc_osc {
316 compatible = "atmel,at91sam9x5-clk-main-rc-osc";
317 #clock-cells = <0>;
318 interrupt-parent = <&pmc>;
319 interrupts = <AT91_PMC_MOSCRCS>;
320 clock-frequency = <12000000>;
321 clock-accuracy = <100000000>;
322 };
323
324 main_osc: main_osc {
325 compatible = "atmel,at91rm9200-clk-main-osc";
326 #clock-cells = <0>;
327 interrupt-parent = <&pmc>;
328 interrupts = <AT91_PMC_MOSCS>;
329 clocks = <&main_xtal>;
330 };
331
332 main: mainck {
333 compatible = "atmel,at91sam9x5-clk-main";
334 #clock-cells = <0>;
335 interrupt-parent = <&pmc>;
336 interrupts = <AT91_PMC_MOSCSELS>;
337 clocks = <&main_rc_osc &main_osc>;
338 };
339
340 plla: pllack {
341 compatible = "atmel,sama5d3-clk-pll";
342 #clock-cells = <0>;
343 interrupt-parent = <&pmc>;
344 interrupts = <AT91_PMC_LOCKA>;
345 clocks = <&main>;
346 reg = <0>;
347 atmel,clk-input-range = <12000000 12000000>;
348 #atmel,pll-clk-output-range-cells = <4>;
349 atmel,pll-clk-output-ranges = <600000000 1200000000 0 0>;
350 };
351
352 plladiv: plladivck {
353 compatible = "atmel,at91sam9x5-clk-plldiv";
354 #clock-cells = <0>;
355 clocks = <&plla>;
356 };
357
358 utmi: utmick {
359 compatible = "atmel,at91sam9x5-clk-utmi";
360 #clock-cells = <0>;
361 interrupt-parent = <&pmc>;
362 interrupts = <AT91_PMC_LOCKU>;
363 clocks = <&main>;
364 };
365
366 mck: masterck {
367 compatible = "atmel,at91sam9x5-clk-master";
368 #clock-cells = <0>;
369 interrupt-parent = <&pmc>;
370 interrupts = <AT91_PMC_MCKRDY>;
371 clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>;
372 atmel,clk-output-range = <124000000 166000000>;
373 atmel,clk-divisors = <1 2 4 3>;
374 };
375
376 h32ck: h32mxck {
377 #clock-cells = <0>;
378 compatible = "atmel,sama5d4-clk-h32mx";
379 clocks = <&mck>;
380 };
381
382 usb: usbck {
383 compatible = "atmel,at91sam9x5-clk-usb";
384 #clock-cells = <0>;
385 clocks = <&plladiv>, <&utmi>;
386 };
387
388 prog: progck {
389 compatible = "atmel,at91sam9x5-clk-programmable";
390 #address-cells = <1>;
391 #size-cells = <0>;
392 interrupt-parent = <&pmc>;
393 clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>;
394
395 prog0: prog0 {
396 #clock-cells = <0>;
397 reg = <0>;
398 interrupts = <AT91_PMC_PCKRDY(0)>;
399 };
400
401 prog1: prog1 {
402 #clock-cells = <0>;
403 reg = <1>;
404 interrupts = <AT91_PMC_PCKRDY(1)>;
405 };
406
407 prog2: prog2 {
408 #clock-cells = <0>;
409 reg = <2>;
410 interrupts = <AT91_PMC_PCKRDY(2)>;
411 };
412 };
413
414 systemck {
415 compatible = "atmel,at91rm9200-clk-system";
416 #address-cells = <1>;
417 #size-cells = <0>;
418
419 ddrck: ddrck {
420 #clock-cells = <0>;
421 reg = <2>;
422 clocks = <&mck>;
423 };
424
425 lcdck: lcdck {
426 #clock-cells = <0>;
427 reg = <3>;
428 clocks = <&mck>;
429 };
430
431 uhpck: uhpck {
432 #clock-cells = <0>;
433 reg = <6>;
434 clocks = <&usb>;
435 };
436
437 udpck: udpck {
438 #clock-cells = <0>;
439 reg = <7>;
440 clocks = <&usb>;
441 };
442
443 pck0: pck0 {
444 #clock-cells = <0>;
445 reg = <8>;
446 clocks = <&prog0>;
447 };
448
449 pck1: pck1 {
450 #clock-cells = <0>;
451 reg = <9>;
452 clocks = <&prog1>;
453 };
454
455 pck2: pck2 {
456 #clock-cells = <0>;
457 reg = <10>;
458 clocks = <&prog2>;
459 };
460
461 iscck: iscck {
462 #clock-cells = <0>;
463 reg = <18>;
464 clocks = <&mck>;
465 };
466 };
467
468 periph32ck {
469 compatible = "atmel,at91sam9x5-clk-peripheral";
470 #address-cells = <1>;
471 #size-cells = <0>;
472 clocks = <&h32ck>;
473
474 macb0_clk: macb0_clk {
475 #clock-cells = <0>;
476 reg = <5>;
477 atmel,clk-output-range = <0 83000000>;
478 };
479
480 tdes_clk: tdes_clk {
481 #clock-cells = <0>;
482 reg = <11>;
483 atmel,clk-output-range = <0 83000000>;
484 };
485
486 matrix1_clk: matrix1_clk {
487 #clock-cells = <0>;
488 reg = <14>;
489 };
490
491 hsmc_clk: hsmc_clk {
492 #clock-cells = <0>;
493 reg = <17>;
494 };
495
496 pioA_clk: pioA_clk {
497 #clock-cells = <0>;
498 reg = <18>;
499 atmel,clk-output-range = <0 83000000>;
500 };
501
502 flx0_clk: flx0_clk {
503 #clock-cells = <0>;
504 reg = <19>;
505 atmel,clk-output-range = <0 83000000>;
506 };
507
508 flx1_clk: flx1_clk {
509 #clock-cells = <0>;
510 reg = <20>;
511 atmel,clk-output-range = <0 83000000>;
512 };
513
514 flx2_clk: flx2_clk {
515 #clock-cells = <0>;
516 reg = <21>;
517 atmel,clk-output-range = <0 83000000>;
518 };
519
520 flx3_clk: flx3_clk {
521 #clock-cells = <0>;
522 reg = <22>;
523 atmel,clk-output-range = <0 83000000>;
524 };
525
526 flx4_clk: flx4_clk {
527 #clock-cells = <0>;
528 reg = <23>;
529 atmel,clk-output-range = <0 83000000>;
530 };
531
532 uart0_clk: uart0_clk {
533 #clock-cells = <0>;
534 reg = <24>;
535 atmel,clk-output-range = <0 83000000>;
536 };
537
538 uart1_clk: uart1_clk {
539 #clock-cells = <0>;
540 reg = <25>;
541 atmel,clk-output-range = <0 83000000>;
542 };
543
544 uart2_clk: uart2_clk {
545 #clock-cells = <0>;
546 reg = <26>;
547 atmel,clk-output-range = <0 83000000>;
548 };
549
550 uart3_clk: uart3_clk {
551 #clock-cells = <0>;
552 reg = <27>;
553 atmel,clk-output-range = <0 83000000>;
554 };
555
556 uart4_clk: uart4_clk {
557 #clock-cells = <0>;
558 reg = <28>;
559 atmel,clk-output-range = <0 83000000>;
560 };
561
562 twi0_clk: twi0_clk {
563 reg = <29>;
564 #clock-cells = <0>;
565 atmel,clk-output-range = <0 83000000>;
566 };
567
568 twi1_clk: twi1_clk {
569 #clock-cells = <0>;
570 reg = <30>;
571 atmel,clk-output-range = <0 83000000>;
572 };
573
574 spi0_clk: spi0_clk {
575 #clock-cells = <0>;
576 reg = <33>;
577 atmel,clk-output-range = <0 83000000>;
578 };
579
580 spi1_clk: spi1_clk {
581 #clock-cells = <0>;
582 reg = <34>;
583 atmel,clk-output-range = <0 83000000>;
584 };
585
586 tcb0_clk: tcb0_clk {
587 #clock-cells = <0>;
588 reg = <35>;
589 atmel,clk-output-range = <0 83000000>;
590 };
591
592 tcb1_clk: tcb1_clk {
593 #clock-cells = <0>;
594 reg = <36>;
595 atmel,clk-output-range = <0 83000000>;
596 };
597
598 pwm_clk: pwm_clk {
599 #clock-cells = <0>;
600 reg = <38>;
601 atmel,clk-output-range = <0 83000000>;
602 };
603
604 adc_clk: adc_clk {
605 #clock-cells = <0>;
606 reg = <40>;
607 atmel,clk-output-range = <0 83000000>;
608 };
609
610 uhphs_clk: uhphs_clk {
611 #clock-cells = <0>;
612 reg = <41>;
613 atmel,clk-output-range = <0 83000000>;
614 };
615
616 udphs_clk: udphs_clk {
617 #clock-cells = <0>;
618 reg = <42>;
619 atmel,clk-output-range = <0 83000000>;
620 };
621
622 ssc0_clk: ssc0_clk {
623 #clock-cells = <0>;
624 reg = <43>;
625 atmel,clk-output-range = <0 83000000>;
626 };
627
628 ssc1_clk: ssc1_clk {
629 #clock-cells = <0>;
630 reg = <44>;
631 atmel,clk-output-range = <0 83000000>;
632 };
633
634 trng_clk: trng_clk {
635 #clock-cells = <0>;
636 reg = <47>;
637 atmel,clk-output-range = <0 83000000>;
638 };
639
640 pdmic_clk: pdmic_clk {
641 #clock-cells = <0>;
642 reg = <48>;
643 atmel,clk-output-range = <0 83000000>;
644 };
645
646 i2s0_clk: i2s0_clk {
647 #clock-cells = <0>;
648 reg = <54>;
649 atmel,clk-output-range = <0 83000000>;
650 };
651
652 i2s1_clk: i2s1_clk {
653 #clock-cells = <0>;
654 reg = <55>;
655 atmel,clk-output-range = <0 83000000>;
656 };
657
658 classd_clk: classd_clk {
659 #clock-cells = <0>;
660 reg = <59>;
661 atmel,clk-output-range = <0 83000000>;
662 };
663 };
664
665 periph64ck {
666 compatible = "atmel,at91sam9x5-clk-peripheral";
667 #address-cells = <1>;
668 #size-cells = <0>;
669 clocks = <&mck>;
670
671 dma0_clk: dma0_clk {
672 #clock-cells = <0>;
673 reg = <6>;
674 };
675
676 dma1_clk: dma1_clk {
677 #clock-cells = <0>;
678 reg = <7>;
679 };
680
681 aes_clk: aes_clk {
682 #clock-cells = <0>;
683 reg = <9>;
684 };
685
686 aesb_clk: aesb_clk {
687 #clock-cells = <0>;
688 reg = <10>;
689 };
690
691 sha_clk: sha_clk {
692 #clock-cells = <0>;
693 reg = <12>;
694 };
695
696 mpddr_clk: mpddr_clk {
697 #clock-cells = <0>;
698 reg = <13>;
699 };
700
701 matrix0_clk: matrix0_clk {
702 #clock-cells = <0>;
703 reg = <15>;
704 };
705
706 sdmmc0_hclk: sdmmc0_hclk {
707 #clock-cells = <0>;
708 reg = <31>;
709 };
710
711 sdmmc1_hclk: sdmmc1_hclk {
712 #clock-cells = <0>;
713 reg = <32>;
714 };
715
716 lcdc_clk: lcdc_clk {
717 #clock-cells = <0>;
718 reg = <45>;
719 };
720
721 isc_clk: isc_clk {
722 #clock-cells = <0>;
723 reg = <46>;
724 };
725
726 qspi0_clk: qspi0_clk {
727 #clock-cells = <0>;
728 reg = <52>;
729 };
730
731 qspi1_clk: qspi1_clk {
732 #clock-cells = <0>;
733 reg = <53>;
734 };
735 };
736
737 gck {
738 compatible = "atmel,sama5d2-clk-generated";
739 #address-cells = <1>;
740 #size-cells = <0>;
741 interrupt-parent = <&pmc>;
742 clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>;
743
744 sdmmc0_gclk: sdmmc0_gclk {
745 #clock-cells = <0>;
746 reg = <31>;
747 };
748
749 sdmmc1_gclk: sdmmc1_gclk {
750 #clock-cells = <0>;
751 reg = <32>;
752 };
753
754 tcb0_gclk: tcb0_gclk {
755 #clock-cells = <0>;
756 reg = <35>;
757 atmel,clk-output-range = <0 83000000>;
758 };
759
760 tcb1_gclk: tcb1_gclk {
761 #clock-cells = <0>;
762 reg = <36>;
763 atmel,clk-output-range = <0 83000000>;
764 };
765
766 pwm_gclk: pwm_gclk {
767 #clock-cells = <0>;
768 reg = <38>;
769 atmel,clk-output-range = <0 83000000>;
770 };
771
772 pdmic_gclk: pdmic_gclk {
773 #clock-cells = <0>;
774 reg = <48>;
775 };
776
777 i2s0_gclk: i2s0_gclk {
778 #clock-cells = <0>;
779 reg = <54>;
780 };
781
782 i2s1_gclk: i2s1_gclk {
783 #clock-cells = <0>;
784 reg = <55>;
785 };
786 };
787 };
788
789 sha@f0028000 {
790 compatible = "atmel,at91sam9g46-sha";
791 reg = <0xf0028000 0x100>;
792 interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>;
793 dmas = <&dma0
794 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
795 AT91_XDMAC_DT_PERID(30))>;
796 dma-names = "tx";
797 clocks = <&sha_clk>;
798 clock-names = "sha_clk";
799 status = "okay";
800 };
801
802 aes@f002c000 {
803 compatible = "atmel,at91sam9g46-aes";
804 reg = <0xf002c000 0x100>;
805 interrupts = <9 IRQ_TYPE_LEVEL_HIGH 0>;
806 dmas = <&dma0
807 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
808 AT91_XDMAC_DT_PERID(26))>,
809 <&dma0
810 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
811 AT91_XDMAC_DT_PERID(27))>;
812 dma-names = "tx", "rx";
813 clocks = <&aes_clk>;
814 clock-names = "aes_clk";
815 status = "okay";
816 };
817
818 spi0: spi@f8000000 {
819 compatible = "atmel,at91rm9200-spi";
820 reg = <0xf8000000 0x100>;
821 interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>;
822 dmas = <&dma0
823 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
824 AT91_XDMAC_DT_PERID(6))>,
825 <&dma0
826 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
827 AT91_XDMAC_DT_PERID(7))>;
828 dma-names = "tx", "rx";
829 clocks = <&spi0_clk>;
830 clock-names = "spi_clk";
831 atmel,fifo-size = <16>;
832 #address-cells = <1>;
833 #size-cells = <0>;
834 status = "disabled";
835 };
836
837 macb0: ethernet@f8008000 {
838 compatible = "atmel,sama5d2-gem";
839 reg = <0xf8008000 0x1000>;
840 interrupts = <5 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 0 */
841 66 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 1 */
842 67 IRQ_TYPE_LEVEL_HIGH 3>; /* Queue 2 */
843 #address-cells = <1>;
844 #size-cells = <0>;
845 clocks = <&macb0_clk>, <&macb0_clk>;
846 clock-names = "hclk", "pclk";
847 status = "disabled";
848 };
849
850 tcb0: timer@f800c000 {
851 compatible = "atmel,at91sam9x5-tcb";
852 reg = <0xf800c000 0x100>;
853 interrupts = <35 IRQ_TYPE_LEVEL_HIGH 0>;
854 clocks = <&tcb0_clk>, <&clk32k>;
855 clock-names = "t0_clk", "slow_clk";
856 };
857
858 tcb1: timer@f8010000 {
859 compatible = "atmel,at91sam9x5-tcb";
860 reg = <0xf8010000 0x100>;
861 interrupts = <36 IRQ_TYPE_LEVEL_HIGH 0>;
862 clocks = <&tcb1_clk>, <&clk32k>;
863 clock-names = "t0_clk", "slow_clk";
864 };
865
866 pdmic: pdmic@f8018000 {
867 compatible = "atmel,sama5d2-pdmic";
868 reg = <0xf8018000 0x124>;
869 interrupts = <48 IRQ_TYPE_LEVEL_HIGH 7>;
870 dmas = <&dma0
871 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1)
872 | AT91_XDMAC_DT_PERID(50))>;
873 dma-names = "rx";
874 clocks = <&pdmic_clk>, <&pdmic_gclk>;
875 clock-names = "pclk", "gclk";
876 status = "disabled";
877 };
878
879 uart0: serial@f801c000 {
880 compatible = "atmel,at91sam9260-usart";
881 reg = <0xf801c000 0x100>;
882 interrupts = <24 IRQ_TYPE_LEVEL_HIGH 7>;
883 clocks = <&uart0_clk>;
884 clock-names = "usart";
885 status = "disabled";
886 };
887
888 uart1: serial@f8020000 {
889 compatible = "atmel,at91sam9260-usart";
890 reg = <0xf8020000 0x100>;
891 interrupts = <25 IRQ_TYPE_LEVEL_HIGH 7>;
892 clocks = <&uart1_clk>;
893 clock-names = "usart";
894 status = "disabled";
895 };
896
897 uart2: serial@f8024000 {
898 compatible = "atmel,at91sam9260-usart";
899 reg = <0xf8024000 0x100>;
900 interrupts = <26 IRQ_TYPE_LEVEL_HIGH 7>;
901 clocks = <&uart2_clk>;
902 clock-names = "usart";
903 status = "disabled";
904 };
905
906 i2c0: i2c@f8028000 {
907 compatible = "atmel,sama5d2-i2c";
908 reg = <0xf8028000 0x100>;
909 interrupts = <29 IRQ_TYPE_LEVEL_HIGH 7>;
910 dmas = <&dma0
911 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
912 AT91_XDMAC_DT_PERID(0))>,
913 <&dma0
914 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
915 AT91_XDMAC_DT_PERID(1))>;
916 dma-names = "tx", "rx";
917 #address-cells = <1>;
918 #size-cells = <0>;
919 clocks = <&twi0_clk>;
920 status = "disabled";
921 };
922
923 flx0: flexcom@f8034000 {
924 compatible = "atmel,sama5d2-flexcom";
925 reg = <0xf8034000 0x200>;
926 clocks = <&flx0_clk>;
927 #address-cells = <1>;
928 #size-cells = <1>;
929 ranges = <0x0 0xf8034000 0x800>;
930 status = "disabled";
931 };
932
933 flx1: flexcom@f8038000 {
934 compatible = "atmel,sama5d2-flexcom";
935 reg = <0xf8038000 0x200>;
936 clocks = <&flx1_clk>;
937 #address-cells = <1>;
938 #size-cells = <1>;
939 ranges = <0x0 0xf8038000 0x800>;
940 status = "disabled";
941 };
942
943 rstc@f8048000 {
944 compatible = "atmel,sama5d3-rstc";
945 reg = <0xf8048000 0x10>;
946 clocks = <&clk32k>;
947 };
948
949 pit: timer@f8048030 {
950 compatible = "atmel,at91sam9260-pit";
951 reg = <0xf8048030 0x10>;
952 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 5>;
953 clocks = <&h32ck>;
954 };
955
956 watchdog@f8048040 {
957 compatible = "atmel,sama5d4-wdt";
958 reg = <0xf8048040 0x10>;
959 interrupts = <4 IRQ_TYPE_LEVEL_HIGH 7>;
960 status = "disabled";
961 };
962
963 sckc@f8048050 {
964 compatible = "atmel,at91sam9x5-sckc";
965 reg = <0xf8048050 0x4>;
966
967 slow_rc_osc: slow_rc_osc {
968 compatible = "atmel,at91sam9x5-clk-slow-rc-osc";
969 #clock-cells = <0>;
970 clock-frequency = <32768>;
971 clock-accuracy = <250000000>;
972 atmel,startup-time-usec = <75>;
973 };
974
975 slow_osc: slow_osc {
976 compatible = "atmel,at91sam9x5-clk-slow-osc";
977 #clock-cells = <0>;
978 clocks = <&slow_xtal>;
979 atmel,startup-time-usec = <1200000>;
980 };
981
982 clk32k: slowck {
983 compatible = "atmel,at91sam9x5-clk-slow";
984 #clock-cells = <0>;
985 clocks = <&slow_rc_osc &slow_osc>;
986 };
987 };
988
989 rtc@f80480b0 {
990 compatible = "atmel,at91rm9200-rtc";
991 reg = <0xf80480b0 0x30>;
992 interrupts = <74 IRQ_TYPE_LEVEL_HIGH 7>;
993 clocks = <&clk32k>;
994 };
995
996 spi1: spi@fc000000 {
997 compatible = "atmel,at91rm9200-spi";
998 reg = <0xfc000000 0x100>;
999 interrupts = <34 IRQ_TYPE_LEVEL_HIGH 7>;
1000 dmas = <&dma0
1001 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1002 AT91_XDMAC_DT_PERID(8))>,
1003 <&dma0
1004 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1005 AT91_XDMAC_DT_PERID(9))>;
1006 dma-names = "tx", "rx";
1007 clocks = <&spi1_clk>;
1008 clock-names = "spi_clk";
1009 atmel,fifo-size = <16>;
1010 #address-cells = <1>;
1011 #size-cells = <0>;
1012 status = "disabled";
1013 };
1014
1015 uart3: serial@fc008000 {
1016 compatible = "atmel,at91sam9260-usart";
1017 reg = <0xfc008000 0x100>;
1018 interrupts = <27 IRQ_TYPE_LEVEL_HIGH 7>;
1019 clocks = <&uart3_clk>;
1020 clock-names = "usart";
1021 status = "disabled";
1022 };
1023
1024 uart4: serial@fc00c000 {
1025 compatible = "atmel,at91sam9260-usart";
1026 reg = <0xfc00c000 0x100>;
1027 interrupts = <28 IRQ_TYPE_LEVEL_HIGH 7>;
1028 clocks = <&uart4_clk>;
1029 clock-names = "usart";
1030 status = "disabled";
1031 };
1032
1033 flx2: flexcom@fc010000 {
1034 compatible = "atmel,sama5d2-flexcom";
1035 reg = <0xfc010000 0x200>;
1036 clocks = <&flx2_clk>;
1037 #address-cells = <1>;
1038 #size-cells = <1>;
1039 ranges = <0x0 0xfc010000 0x800>;
1040 status = "disabled";
1041 };
1042
1043 flx3: flexcom@fc014000 {
1044 compatible = "atmel,sama5d2-flexcom";
1045 reg = <0xfc014000 0x200>;
1046 clocks = <&flx3_clk>;
1047 #address-cells = <1>;
1048 #size-cells = <1>;
1049 ranges = <0x0 0xfc014000 0x800>;
1050 status = "disabled";
1051 };
1052
1053 flx4: flexcom@fc018000 {
1054 compatible = "atmel,sama5d2-flexcom";
1055 reg = <0xfc018000 0x200>;
1056 clocks = <&flx4_clk>;
1057 #address-cells = <1>;
1058 #size-cells = <1>;
1059 ranges = <0x0 0xfc018000 0x800>;
1060 status = "disabled";
1061 };
1062
1063 aic: interrupt-controller@fc020000 {
1064 #interrupt-cells = <3>;
1065 compatible = "atmel,sama5d2-aic";
1066 interrupt-controller;
1067 reg = <0xfc020000 0x200>;
1068 atmel,external-irqs = <49>;
1069 };
1070
1071 i2c1: i2c@fc028000 {
1072 compatible = "atmel,sama5d2-i2c";
1073 reg = <0xfc028000 0x100>;
1074 interrupts = <30 IRQ_TYPE_LEVEL_HIGH 7>;
1075 dmas = <&dma0
1076 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1077 AT91_XDMAC_DT_PERID(2))>,
1078 <&dma0
1079 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1080 AT91_XDMAC_DT_PERID(3))>;
1081 dma-names = "tx", "rx";
1082 #address-cells = <1>;
1083 #size-cells = <0>;
1084 clocks = <&twi1_clk>;
1085 status = "disabled";
1086 };
1087
1088 pioA: pinctrl@fc038000 {
1089 compatible = "atmel,sama5d2-pinctrl";
1090 reg = <0xfc038000 0x600>;
1091 interrupts = <18 IRQ_TYPE_LEVEL_HIGH 7>,
1092 <68 IRQ_TYPE_LEVEL_HIGH 7>,
1093 <69 IRQ_TYPE_LEVEL_HIGH 7>,
1094 <70 IRQ_TYPE_LEVEL_HIGH 7>;
1095 interrupt-controller;
1096 #interrupt-cells = <2>;
1097 gpio-controller;
1098 #gpio-cells = <2>;
1099 clocks = <&pioA_clk>;
1100 };
1101
1102 tdes@fc044000 {
1103 compatible = "atmel,at91sam9g46-tdes";
1104 reg = <0xfc044000 0x100>;
1105 interrupts = <11 IRQ_TYPE_LEVEL_HIGH 0>;
1106 dmas = <&dma0
1107 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1108 AT91_XDMAC_DT_PERID(28))>,
1109 <&dma0
1110 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
1111 AT91_XDMAC_DT_PERID(29))>;
1112 dma-names = "tx", "rx";
1113 clocks = <&tdes_clk>;
1114 clock-names = "tdes_clk";
1115 status = "okay";
1116 };
1117 };
1118 };
1119 };
Linux kernel - Deliverables
This page took 0.057952 seconds and 5 git commands to generate.