projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'v4l_for_linus' of git://git.kernel.org/pub/scm/linux/kernel/git/mchehab...
[deliverable/linux.git] / arch / powerpc / kernel / exceptions-64s.S
1 /*
2 * This file contains the 64-bit "server" PowerPC variant
3 * of the low level exception handling including exception
4 * vectors, exception return, part of the slb and stab
5 * handling and other fixed offset specific things.
6 *
7 * This file is meant to be #included from head_64.S due to
8 * position dependent assembly.
9 *
10 * Most of this originates from head_64.S and thus has the same
11 * copyright history.
12 *
13 */
14
15 #include <asm/hw_irq.h>
16 #include <asm/exception-64s.h>
17 #include <asm/ptrace.h>
18
19 /*
20 * We layout physical memory as follows:
21 * 0x0000 - 0x00ff : Secondary processor spin code
22 * 0x0100 - 0x17ff : pSeries Interrupt prologs
23 * 0x1800 - 0x4000 : interrupt support common interrupt prologs
24 * 0x4000 - 0x5fff : pSeries interrupts with IR=1,DR=1
25 * 0x6000 - 0x6fff : more interrupt support including for IR=1,DR=1
26 * 0x7000 - 0x7fff : FWNMI data area
27 * 0x8000 - 0x8fff : Initial (CPU0) segment table
28 * 0x9000 - : Early init and support code
29 */
30 /* Syscall routine is used twice, in reloc-off and reloc-on paths */
31 #define SYSCALL_PSERIES_1 \
32 BEGIN_FTR_SECTION \
33 cmpdi r0,0x1ebe ; \
34 beq- 1f ; \
35 END_FTR_SECTION_IFSET(CPU_FTR_REAL_LE) \
36 mr r9,r13 ; \
37 GET_PACA(r13) ; \
38 mfspr r11,SPRN_SRR0 ; \
39 0:
40
41 #define SYSCALL_PSERIES_2_RFID \
42 mfspr r12,SPRN_SRR1 ; \
43 ld r10,PACAKBASE(r13) ; \
44 LOAD_HANDLER(r10, system_call_entry) ; \
45 mtspr SPRN_SRR0,r10 ; \
46 ld r10,PACAKMSR(r13) ; \
47 mtspr SPRN_SRR1,r10 ; \
48 rfid ; \
49 b . ; /* prevent speculative execution */
50
51 #define SYSCALL_PSERIES_3 \
52 /* Fast LE/BE switch system call */ \
53 1: mfspr r12,SPRN_SRR1 ; \
54 xori r12,r12,MSR_LE ; \
55 mtspr SPRN_SRR1,r12 ; \
56 rfid ; /* return to userspace */ \
57 b . ; \
58 2: mfspr r12,SPRN_SRR1 ; \
59 andi. r12,r12,MSR_PR ; \
60 bne 0b ; \
61 mtspr SPRN_SRR0,r3 ; \
62 mtspr SPRN_SRR1,r4 ; \
63 mtspr SPRN_SDR1,r5 ; \
64 rfid ; \
65 b . ; /* prevent speculative execution */
66
67 #if defined(CONFIG_RELOCATABLE)
68 /*
69 * We can't branch directly; in the direct case we use LR
70 * and system_call_entry restores LR. (We thus need to move
71 * LR to r10 in the RFID case too.)
72 */
73 #define SYSCALL_PSERIES_2_DIRECT \
74 mflr r10 ; \
75 ld r12,PACAKBASE(r13) ; \
76 LOAD_HANDLER(r12, system_call_entry_direct) ; \
77 mtctr r12 ; \
78 mfspr r12,SPRN_SRR1 ; \
79 /* Re-use of r13... No spare regs to do this */ \
80 li r13,MSR_RI ; \
81 mtmsrd r13,1 ; \
82 GET_PACA(r13) ; /* get r13 back */ \
83 bctr ;
84 #else
85 /* We can branch directly */
86 #define SYSCALL_PSERIES_2_DIRECT \
87 mfspr r12,SPRN_SRR1 ; \
88 li r10,MSR_RI ; \
89 mtmsrd r10,1 ; /* Set RI (EE=0) */ \
90 b system_call_entry_direct ;
91 #endif
92
93 /*
94 * This is the start of the interrupt handlers for pSeries
95 * This code runs with relocation off.
96 * Code from here to __end_interrupts gets copied down to real
97 * address 0x100 when we are running a relocatable kernel.
98 * Therefore any relative branches in this section must only
99 * branch to labels in this section.
100 */
101 . = 0x100
102 .globl __start_interrupts
103 __start_interrupts:
104
105 .globl system_reset_pSeries;
106 system_reset_pSeries:
107 HMT_MEDIUM_PPR_DISCARD
108 SET_SCRATCH0(r13)
109 #ifdef CONFIG_PPC_P7_NAP
110 BEGIN_FTR_SECTION
111 /* Running native on arch 2.06 or later, check if we are
112 * waking up from nap. We only handle no state loss and
113 * supervisor state loss. We do -not- handle hypervisor
114 * state loss at this time.
115 */
116 mfspr r13,SPRN_SRR1
117 rlwinm. r13,r13,47-31,30,31
118 beq 9f
119
120 /* waking up from powersave (nap) state */
121 cmpwi cr1,r13,2
122 /* Total loss of HV state is fatal, we could try to use the
123 * PIR to locate a PACA, then use an emergency stack etc...
124 * but for now, let's just stay stuck here
125 */
126 bgt cr1,.
127 GET_PACA(r13)
128
129 #ifdef CONFIG_KVM_BOOK3S_64_HV
130 li r0,KVM_HWTHREAD_IN_KERNEL
131 stb r0,HSTATE_HWTHREAD_STATE(r13)
132 /* Order setting hwthread_state vs. testing hwthread_req */
133 sync
134 lbz r0,HSTATE_HWTHREAD_REQ(r13)
135 cmpwi r0,0
136 beq 1f
137 b kvm_start_guest
138 1:
139 #endif
140
141 beq cr1,2f
142 b .power7_wakeup_noloss
143 2: b .power7_wakeup_loss
144 9:
145 END_FTR_SECTION_IFSET(CPU_FTR_HVMODE | CPU_FTR_ARCH_206)
146 #endif /* CONFIG_PPC_P7_NAP */
147 EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, system_reset_common, EXC_STD,
148 NOTEST, 0x100)
149
150 . = 0x200
151 machine_check_pSeries_1:
152 /* This is moved out of line as it can be patched by FW, but
153 * some code path might still want to branch into the original
154 * vector
155 */
156 HMT_MEDIUM_PPR_DISCARD
157 SET_SCRATCH0(r13) /* save r13 */
158 EXCEPTION_PROLOG_0(PACA_EXMC)
159 b machine_check_pSeries_0
160
161 . = 0x300
162 .globl data_access_pSeries
163 data_access_pSeries:
164 HMT_MEDIUM_PPR_DISCARD
165 SET_SCRATCH0(r13)
166 BEGIN_FTR_SECTION
167 b data_access_check_stab
168 data_access_not_stab:
169 END_MMU_FTR_SECTION_IFCLR(MMU_FTR_SLB)
170 EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, data_access_common, EXC_STD,
171 KVMTEST, 0x300)
172
173 . = 0x380
174 .globl data_access_slb_pSeries
175 data_access_slb_pSeries:
176 HMT_MEDIUM_PPR_DISCARD
177 SET_SCRATCH0(r13)
178 EXCEPTION_PROLOG_0(PACA_EXSLB)
179 EXCEPTION_PROLOG_1(PACA_EXSLB, KVMTEST, 0x380)
180 std r3,PACA_EXSLB+EX_R3(r13)
181 mfspr r3,SPRN_DAR
182 #ifdef __DISABLED__
183 /* Keep that around for when we re-implement dynamic VSIDs */
184 cmpdi r3,0
185 bge slb_miss_user_pseries
186 #endif /* __DISABLED__ */
187 mfspr r12,SPRN_SRR1
188 #ifndef CONFIG_RELOCATABLE
189 b .slb_miss_realmode
190 #else
191 /*
192 * We can't just use a direct branch to .slb_miss_realmode
193 * because the distance from here to there depends on where
194 * the kernel ends up being put.
195 */
196 mfctr r11
197 ld r10,PACAKBASE(r13)
198 LOAD_HANDLER(r10, .slb_miss_realmode)
199 mtctr r10
200 bctr
201 #endif
202
203 STD_EXCEPTION_PSERIES(0x400, 0x400, instruction_access)
204
205 . = 0x480
206 .globl instruction_access_slb_pSeries
207 instruction_access_slb_pSeries:
208 HMT_MEDIUM_PPR_DISCARD
209 SET_SCRATCH0(r13)
210 EXCEPTION_PROLOG_0(PACA_EXSLB)
211 EXCEPTION_PROLOG_1(PACA_EXSLB, KVMTEST_PR, 0x480)
212 std r3,PACA_EXSLB+EX_R3(r13)
213 mfspr r3,SPRN_SRR0 /* SRR0 is faulting address */
214 #ifdef __DISABLED__
215 /* Keep that around for when we re-implement dynamic VSIDs */
216 cmpdi r3,0
217 bge slb_miss_user_pseries
218 #endif /* __DISABLED__ */
219 mfspr r12,SPRN_SRR1
220 #ifndef CONFIG_RELOCATABLE
221 b .slb_miss_realmode
222 #else
223 mfctr r11
224 ld r10,PACAKBASE(r13)
225 LOAD_HANDLER(r10, .slb_miss_realmode)
226 mtctr r10
227 bctr
228 #endif
229
230 /* We open code these as we can't have a ". = x" (even with
231 * x = "." within a feature section
232 */
233 . = 0x500;
234 .globl hardware_interrupt_pSeries;
235 .globl hardware_interrupt_hv;
236 hardware_interrupt_pSeries:
237 hardware_interrupt_hv:
238 HMT_MEDIUM_PPR_DISCARD
239 BEGIN_FTR_SECTION
240 _MASKABLE_EXCEPTION_PSERIES(0x502, hardware_interrupt,
241 EXC_HV, SOFTEN_TEST_HV)
242 KVM_HANDLER(PACA_EXGEN, EXC_HV, 0x502)
243 FTR_SECTION_ELSE
244 _MASKABLE_EXCEPTION_PSERIES(0x500, hardware_interrupt,
245 EXC_STD, SOFTEN_TEST_HV_201)
246 KVM_HANDLER(PACA_EXGEN, EXC_STD, 0x500)
247 ALT_FTR_SECTION_END_IFSET(CPU_FTR_HVMODE | CPU_FTR_ARCH_206)
248
249 STD_EXCEPTION_PSERIES(0x600, 0x600, alignment)
250 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0x600)
251
252 STD_EXCEPTION_PSERIES(0x700, 0x700, program_check)
253 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0x700)
254
255 STD_EXCEPTION_PSERIES(0x800, 0x800, fp_unavailable)
256 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0x800)
257
258 . = 0x900
259 .globl decrementer_pSeries
260 decrementer_pSeries:
261 _MASKABLE_EXCEPTION_PSERIES(0x900, decrementer, EXC_STD, SOFTEN_TEST_PR)
262
263 STD_EXCEPTION_HV(0x980, 0x982, hdecrementer)
264
265 MASKABLE_EXCEPTION_PSERIES(0xa00, 0xa00, doorbell_super)
266 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0xa00)
267
268 STD_EXCEPTION_PSERIES(0xb00, 0xb00, trap_0b)
269 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0xb00)
270
271 . = 0xc00
272 .globl system_call_pSeries
273 system_call_pSeries:
274 HMT_MEDIUM
275 #ifdef CONFIG_KVM_BOOK3S_64_HANDLER
276 SET_SCRATCH0(r13)
277 GET_PACA(r13)
278 std r9,PACA_EXGEN+EX_R9(r13)
279 std r10,PACA_EXGEN+EX_R10(r13)
280 mfcr r9
281 KVMTEST(0xc00)
282 GET_SCRATCH0(r13)
283 #endif
284 SYSCALL_PSERIES_1
285 SYSCALL_PSERIES_2_RFID
286 SYSCALL_PSERIES_3
287 KVM_HANDLER(PACA_EXGEN, EXC_STD, 0xc00)
288
289 STD_EXCEPTION_PSERIES(0xd00, 0xd00, single_step)
290 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0xd00)
291
292 /* At 0xe??? we have a bunch of hypervisor exceptions, we branch
293 * out of line to handle them
294 */
295 . = 0xe00
296 hv_exception_trampoline:
297 SET_SCRATCH0(r13)
298 EXCEPTION_PROLOG_0(PACA_EXGEN)
299 b h_data_storage_hv
300
301 . = 0xe20
302 SET_SCRATCH0(r13)
303 EXCEPTION_PROLOG_0(PACA_EXGEN)
304 b h_instr_storage_hv
305
306 . = 0xe40
307 SET_SCRATCH0(r13)
308 EXCEPTION_PROLOG_0(PACA_EXGEN)
309 b emulation_assist_hv
310
311 . = 0xe60
312 SET_SCRATCH0(r13)
313 EXCEPTION_PROLOG_0(PACA_EXGEN)
314 b hmi_exception_hv
315
316 . = 0xe80
317 SET_SCRATCH0(r13)
318 EXCEPTION_PROLOG_0(PACA_EXGEN)
319 b h_doorbell_hv
320
321 /* We need to deal with the Altivec unavailable exception
322 * here which is at 0xf20, thus in the middle of the
323 * prolog code of the PerformanceMonitor one. A little
324 * trickery is thus necessary
325 */
326 performance_monitor_pSeries_1:
327 . = 0xf00
328 SET_SCRATCH0(r13)
329 EXCEPTION_PROLOG_0(PACA_EXGEN)
330 b performance_monitor_pSeries
331
332 altivec_unavailable_pSeries_1:
333 . = 0xf20
334 SET_SCRATCH0(r13)
335 EXCEPTION_PROLOG_0(PACA_EXGEN)
336 b altivec_unavailable_pSeries
337
338 vsx_unavailable_pSeries_1:
339 . = 0xf40
340 SET_SCRATCH0(r13)
341 EXCEPTION_PROLOG_0(PACA_EXGEN)
342 b vsx_unavailable_pSeries
343
344 facility_unavailable_trampoline:
345 . = 0xf60
346 SET_SCRATCH0(r13)
347 EXCEPTION_PROLOG_0(PACA_EXGEN)
348 b facility_unavailable_pSeries
349
350 hv_facility_unavailable_trampoline:
351 . = 0xf80
352 SET_SCRATCH0(r13)
353 EXCEPTION_PROLOG_0(PACA_EXGEN)
354 b facility_unavailable_hv
355
356 #ifdef CONFIG_CBE_RAS
357 STD_EXCEPTION_HV(0x1200, 0x1202, cbe_system_error)
358 KVM_HANDLER_SKIP(PACA_EXGEN, EXC_HV, 0x1202)
359 #endif /* CONFIG_CBE_RAS */
360
361 STD_EXCEPTION_PSERIES(0x1300, 0x1300, instruction_breakpoint)
362 KVM_HANDLER_PR_SKIP(PACA_EXGEN, EXC_STD, 0x1300)
363
364 . = 0x1500
365 .global denorm_exception_hv
366 denorm_exception_hv:
367 HMT_MEDIUM_PPR_DISCARD
368 mtspr SPRN_SPRG_HSCRATCH0,r13
369 EXCEPTION_PROLOG_0(PACA_EXGEN)
370 std r11,PACA_EXGEN+EX_R11(r13)
371 std r12,PACA_EXGEN+EX_R12(r13)
372 mfspr r9,SPRN_SPRG_HSCRATCH0
373 std r9,PACA_EXGEN+EX_R13(r13)
374 mfcr r9
375
376 #ifdef CONFIG_PPC_DENORMALISATION
377 mfspr r10,SPRN_HSRR1
378 mfspr r11,SPRN_HSRR0 /* save HSRR0 */
379 andis. r10,r10,(HSRR1_DENORM)@h /* denorm? */
380 addi r11,r11,-4 /* HSRR0 is next instruction */
381 bne+ denorm_assist
382 #endif
383
384 EXCEPTION_PROLOG_PSERIES_1(denorm_common, EXC_HV)
385 KVM_HANDLER_SKIP(PACA_EXGEN, EXC_STD, 0x1500)
386
387 #ifdef CONFIG_CBE_RAS
388 STD_EXCEPTION_HV(0x1600, 0x1602, cbe_maintenance)
389 KVM_HANDLER_SKIP(PACA_EXGEN, EXC_HV, 0x1602)
390 #endif /* CONFIG_CBE_RAS */
391
392 STD_EXCEPTION_PSERIES(0x1700, 0x1700, altivec_assist)
393 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0x1700)
394
395 #ifdef CONFIG_CBE_RAS
396 STD_EXCEPTION_HV(0x1800, 0x1802, cbe_thermal)
397 KVM_HANDLER_SKIP(PACA_EXGEN, EXC_HV, 0x1802)
398 #else
399 . = 0x1800
400 #endif /* CONFIG_CBE_RAS */
401
402
403 /*** Out of line interrupts support ***/
404
405 .align 7
406 /* moved from 0x200 */
407 machine_check_pSeries:
408 .globl machine_check_fwnmi
409 machine_check_fwnmi:
410 HMT_MEDIUM_PPR_DISCARD
411 SET_SCRATCH0(r13) /* save r13 */
412 EXCEPTION_PROLOG_0(PACA_EXMC)
413 machine_check_pSeries_0:
414 EXCEPTION_PROLOG_1(PACA_EXMC, KVMTEST, 0x200)
415 EXCEPTION_PROLOG_PSERIES_1(machine_check_common, EXC_STD)
416 KVM_HANDLER_SKIP(PACA_EXMC, EXC_STD, 0x200)
417
418 /* moved from 0x300 */
419 data_access_check_stab:
420 GET_PACA(r13)
421 std r9,PACA_EXSLB+EX_R9(r13)
422 std r10,PACA_EXSLB+EX_R10(r13)
423 mfspr r10,SPRN_DAR
424 mfspr r9,SPRN_DSISR
425 srdi r10,r10,60
426 rlwimi r10,r9,16,0x20
427 #ifdef CONFIG_KVM_BOOK3S_PR
428 lbz r9,HSTATE_IN_GUEST(r13)
429 rlwimi r10,r9,8,0x300
430 #endif
431 mfcr r9
432 cmpwi r10,0x2c
433 beq do_stab_bolted_pSeries
434 mtcrf 0x80,r9
435 ld r9,PACA_EXSLB+EX_R9(r13)
436 ld r10,PACA_EXSLB+EX_R10(r13)
437 b data_access_not_stab
438 do_stab_bolted_pSeries:
439 std r11,PACA_EXSLB+EX_R11(r13)
440 std r12,PACA_EXSLB+EX_R12(r13)
441 GET_SCRATCH0(r10)
442 std r10,PACA_EXSLB+EX_R13(r13)
443 EXCEPTION_PROLOG_PSERIES_1(.do_stab_bolted, EXC_STD)
444
445 KVM_HANDLER_SKIP(PACA_EXGEN, EXC_STD, 0x300)
446 KVM_HANDLER_SKIP(PACA_EXSLB, EXC_STD, 0x380)
447 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0x400)
448 KVM_HANDLER_PR(PACA_EXSLB, EXC_STD, 0x480)
449 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0x900)
450 KVM_HANDLER(PACA_EXGEN, EXC_HV, 0x982)
451
452 #ifdef CONFIG_PPC_DENORMALISATION
453 denorm_assist:
454 BEGIN_FTR_SECTION
455 /*
456 * To denormalise we need to move a copy of the register to itself.
457 * For POWER6 do that here for all FP regs.
458 */
459 mfmsr r10
460 ori r10,r10,(MSR_FP|MSR_FE0|MSR_FE1)
461 xori r10,r10,(MSR_FE0|MSR_FE1)
462 mtmsrd r10
463 sync
464
465 #define FMR2(n) fmr (n), (n) ; fmr n+1, n+1
466 #define FMR4(n) FMR2(n) ; FMR2(n+2)
467 #define FMR8(n) FMR4(n) ; FMR4(n+4)
468 #define FMR16(n) FMR8(n) ; FMR8(n+8)
469 #define FMR32(n) FMR16(n) ; FMR16(n+16)
470 FMR32(0)
471
472 FTR_SECTION_ELSE
473 /*
474 * To denormalise we need to move a copy of the register to itself.
475 * For POWER7 do that here for the first 32 VSX registers only.
476 */
477 mfmsr r10
478 oris r10,r10,MSR_VSX@h
479 mtmsrd r10
480 sync
481
482 #define XVCPSGNDP2(n) XVCPSGNDP(n,n,n) ; XVCPSGNDP(n+1,n+1,n+1)
483 #define XVCPSGNDP4(n) XVCPSGNDP2(n) ; XVCPSGNDP2(n+2)
484 #define XVCPSGNDP8(n) XVCPSGNDP4(n) ; XVCPSGNDP4(n+4)
485 #define XVCPSGNDP16(n) XVCPSGNDP8(n) ; XVCPSGNDP8(n+8)
486 #define XVCPSGNDP32(n) XVCPSGNDP16(n) ; XVCPSGNDP16(n+16)
487 XVCPSGNDP32(0)
488
489 ALT_FTR_SECTION_END_IFCLR(CPU_FTR_ARCH_206)
490
491 BEGIN_FTR_SECTION
492 b denorm_done
493 END_FTR_SECTION_IFCLR(CPU_FTR_ARCH_207S)
494 /*
495 * To denormalise we need to move a copy of the register to itself.
496 * For POWER8 we need to do that for all 64 VSX registers
497 */
498 XVCPSGNDP32(32)
499 denorm_done:
500 mtspr SPRN_HSRR0,r11
501 mtcrf 0x80,r9
502 ld r9,PACA_EXGEN+EX_R9(r13)
503 RESTORE_PPR_PACA(PACA_EXGEN, r10)
504 ld r10,PACA_EXGEN+EX_R10(r13)
505 ld r11,PACA_EXGEN+EX_R11(r13)
506 ld r12,PACA_EXGEN+EX_R12(r13)
507 ld r13,PACA_EXGEN+EX_R13(r13)
508 HRFID
509 b .
510 #endif
511
512 .align 7
513 /* moved from 0xe00 */
514 STD_EXCEPTION_HV_OOL(0xe02, h_data_storage)
515 KVM_HANDLER_SKIP(PACA_EXGEN, EXC_HV, 0xe02)
516 STD_EXCEPTION_HV_OOL(0xe22, h_instr_storage)
517 KVM_HANDLER(PACA_EXGEN, EXC_HV, 0xe22)
518 STD_EXCEPTION_HV_OOL(0xe42, emulation_assist)
519 KVM_HANDLER(PACA_EXGEN, EXC_HV, 0xe42)
520 STD_EXCEPTION_HV_OOL(0xe62, hmi_exception) /* need to flush cache ? */
521 KVM_HANDLER(PACA_EXGEN, EXC_HV, 0xe62)
522 MASKABLE_EXCEPTION_HV_OOL(0xe82, h_doorbell)
523 KVM_HANDLER(PACA_EXGEN, EXC_HV, 0xe82)
524
525 /* moved from 0xf00 */
526 STD_EXCEPTION_PSERIES_OOL(0xf00, performance_monitor)
527 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0xf00)
528 STD_EXCEPTION_PSERIES_OOL(0xf20, altivec_unavailable)
529 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0xf20)
530 STD_EXCEPTION_PSERIES_OOL(0xf40, vsx_unavailable)
531 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0xf40)
532 STD_EXCEPTION_PSERIES_OOL(0xf60, facility_unavailable)
533 KVM_HANDLER_PR(PACA_EXGEN, EXC_STD, 0xf60)
534 STD_EXCEPTION_HV_OOL(0xf82, facility_unavailable)
535 KVM_HANDLER(PACA_EXGEN, EXC_HV, 0xf82)
536
537 /*
538 * An interrupt came in while soft-disabled. We set paca->irq_happened, then:
539 * - If it was a decrementer interrupt, we bump the dec to max and and return.
540 * - If it was a doorbell we return immediately since doorbells are edge
541 * triggered and won't automatically refire.
542 * - else we hard disable and return.
543 * This is called with r10 containing the value to OR to the paca field.
544 */
545 #define MASKED_INTERRUPT(_H) \
546 masked_##_H##interrupt: \
547 std r11,PACA_EXGEN+EX_R11(r13); \
548 lbz r11,PACAIRQHAPPENED(r13); \
549 or r11,r11,r10; \
550 stb r11,PACAIRQHAPPENED(r13); \
551 cmpwi r10,PACA_IRQ_DEC; \
552 bne 1f; \
553 lis r10,0x7fff; \
554 ori r10,r10,0xffff; \
555 mtspr SPRN_DEC,r10; \
556 b 2f; \
557 1: cmpwi r10,PACA_IRQ_DBELL; \
558 beq 2f; \
559 mfspr r10,SPRN_##_H##SRR1; \
560 rldicl r10,r10,48,1; /* clear MSR_EE */ \
561 rotldi r10,r10,16; \
562 mtspr SPRN_##_H##SRR1,r10; \
563 2: mtcrf 0x80,r9; \
564 ld r9,PACA_EXGEN+EX_R9(r13); \
565 ld r10,PACA_EXGEN+EX_R10(r13); \
566 ld r11,PACA_EXGEN+EX_R11(r13); \
567 GET_SCRATCH0(r13); \
568 ##_H##rfid; \
569 b .
570
571 MASKED_INTERRUPT()
572 MASKED_INTERRUPT(H)
573
574 /*
575 * Called from arch_local_irq_enable when an interrupt needs
576 * to be resent. r3 contains 0x500, 0x900, 0xa00 or 0xe80 to indicate
577 * which kind of interrupt. MSR:EE is already off. We generate a
578 * stackframe like if a real interrupt had happened.
579 *
580 * Note: While MSR:EE is off, we need to make sure that _MSR
581 * in the generated frame has EE set to 1 or the exception
582 * handler will not properly re-enable them.
583 */
584 _GLOBAL(__replay_interrupt)
585 /* We are going to jump to the exception common code which
586 * will retrieve various register values from the PACA which
587 * we don't give a damn about, so we don't bother storing them.
588 */
589 mfmsr r12
590 mflr r11
591 mfcr r9
592 ori r12,r12,MSR_EE
593 cmpwi r3,0x900
594 beq decrementer_common
595 cmpwi r3,0x500
596 beq hardware_interrupt_common
597 BEGIN_FTR_SECTION
598 cmpwi r3,0xe80
599 beq h_doorbell_common
600 FTR_SECTION_ELSE
601 cmpwi r3,0xa00
602 beq doorbell_super_common
603 ALT_FTR_SECTION_END_IFSET(CPU_FTR_HVMODE)
604 blr
605
606 #ifdef CONFIG_PPC_PSERIES
607 /*
608 * Vectors for the FWNMI option. Share common code.
609 */
610 .globl system_reset_fwnmi
611 .align 7
612 system_reset_fwnmi:
613 HMT_MEDIUM_PPR_DISCARD
614 SET_SCRATCH0(r13) /* save r13 */
615 EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, system_reset_common, EXC_STD,
616 NOTEST, 0x100)
617
618 #endif /* CONFIG_PPC_PSERIES */
619
620 #ifdef __DISABLED__
621 /*
622 * This is used for when the SLB miss handler has to go virtual,
623 * which doesn't happen for now anymore but will once we re-implement
624 * dynamic VSIDs for shared page tables
625 */
626 slb_miss_user_pseries:
627 std r10,PACA_EXGEN+EX_R10(r13)
628 std r11,PACA_EXGEN+EX_R11(r13)
629 std r12,PACA_EXGEN+EX_R12(r13)
630 GET_SCRATCH0(r10)
631 ld r11,PACA_EXSLB+EX_R9(r13)
632 ld r12,PACA_EXSLB+EX_R3(r13)
633 std r10,PACA_EXGEN+EX_R13(r13)
634 std r11,PACA_EXGEN+EX_R9(r13)
635 std r12,PACA_EXGEN+EX_R3(r13)
636 clrrdi r12,r13,32
637 mfmsr r10
638 mfspr r11,SRR0 /* save SRR0 */
639 ori r12,r12,slb_miss_user_common@l /* virt addr of handler */
640 ori r10,r10,MSR_IR|MSR_DR|MSR_RI
641 mtspr SRR0,r12
642 mfspr r12,SRR1 /* and SRR1 */
643 mtspr SRR1,r10
644 rfid
645 b . /* prevent spec. execution */
646 #endif /* __DISABLED__ */
647
648 /*
649 * Code from here down to __end_handlers is invoked from the
650 * exception prologs above. Because the prologs assemble the
651 * addresses of these handlers using the LOAD_HANDLER macro,
652 * which uses an ori instruction, these handlers must be in
653 * the first 64k of the kernel image.
654 */
655
656 /*** Common interrupt handlers ***/
657
658 STD_EXCEPTION_COMMON(0x100, system_reset, .system_reset_exception)
659
660 /*
661 * Machine check is different because we use a different
662 * save area: PACA_EXMC instead of PACA_EXGEN.
663 */
664 .align 7
665 .globl machine_check_common
666 machine_check_common:
667
668 mfspr r10,SPRN_DAR
669 std r10,PACA_EXGEN+EX_DAR(r13)
670 mfspr r10,SPRN_DSISR
671 stw r10,PACA_EXGEN+EX_DSISR(r13)
672 EXCEPTION_PROLOG_COMMON(0x200, PACA_EXMC)
673 FINISH_NAP
674 DISABLE_INTS
675 ld r3,PACA_EXGEN+EX_DAR(r13)
676 lwz r4,PACA_EXGEN+EX_DSISR(r13)
677 std r3,_DAR(r1)
678 std r4,_DSISR(r1)
679 bl .save_nvgprs
680 addi r3,r1,STACK_FRAME_OVERHEAD
681 bl .machine_check_exception
682 b .ret_from_except
683
684 STD_EXCEPTION_COMMON_ASYNC(0x500, hardware_interrupt, do_IRQ)
685 STD_EXCEPTION_COMMON_ASYNC(0x900, decrementer, .timer_interrupt)
686 STD_EXCEPTION_COMMON(0x980, hdecrementer, .hdec_interrupt)
687 #ifdef CONFIG_PPC_DOORBELL
688 STD_EXCEPTION_COMMON_ASYNC(0xa00, doorbell_super, .doorbell_exception)
689 #else
690 STD_EXCEPTION_COMMON_ASYNC(0xa00, doorbell_super, .unknown_exception)
691 #endif
692 STD_EXCEPTION_COMMON(0xb00, trap_0b, .unknown_exception)
693 STD_EXCEPTION_COMMON(0xd00, single_step, .single_step_exception)
694 STD_EXCEPTION_COMMON(0xe00, trap_0e, .unknown_exception)
695 STD_EXCEPTION_COMMON(0xe40, emulation_assist, .emulation_assist_interrupt)
696 STD_EXCEPTION_COMMON(0xe60, hmi_exception, .unknown_exception)
697 #ifdef CONFIG_PPC_DOORBELL
698 STD_EXCEPTION_COMMON_ASYNC(0xe80, h_doorbell, .doorbell_exception)
699 #else
700 STD_EXCEPTION_COMMON_ASYNC(0xe80, h_doorbell, .unknown_exception)
701 #endif
702 STD_EXCEPTION_COMMON_ASYNC(0xf00, performance_monitor, .performance_monitor_exception)
703 STD_EXCEPTION_COMMON(0x1300, instruction_breakpoint, .instruction_breakpoint_exception)
704 STD_EXCEPTION_COMMON(0x1502, denorm, .unknown_exception)
705 #ifdef CONFIG_ALTIVEC
706 STD_EXCEPTION_COMMON(0x1700, altivec_assist, .altivec_assist_exception)
707 #else
708 STD_EXCEPTION_COMMON(0x1700, altivec_assist, .unknown_exception)
709 #endif
710 #ifdef CONFIG_CBE_RAS
711 STD_EXCEPTION_COMMON(0x1200, cbe_system_error, .cbe_system_error_exception)
712 STD_EXCEPTION_COMMON(0x1600, cbe_maintenance, .cbe_maintenance_exception)
713 STD_EXCEPTION_COMMON(0x1800, cbe_thermal, .cbe_thermal_exception)
714 #endif /* CONFIG_CBE_RAS */
715
716 /*
717 * Relocation-on interrupts: A subset of the interrupts can be delivered
718 * with IR=1/DR=1, if AIL==2 and MSR.HV won't be changed by delivering
719 * it. Addresses are the same as the original interrupt addresses, but
720 * offset by 0xc000000000004000.
721 * It's impossible to receive interrupts below 0x300 via this mechanism.
722 * KVM: None of these traps are from the guest ; anything that escalated
723 * to HV=1 from HV=0 is delivered via real mode handlers.
724 */
725
726 /*
727 * This uses the standard macro, since the original 0x300 vector
728 * only has extra guff for STAB-based processors -- which never
729 * come here.
730 */
731 STD_RELON_EXCEPTION_PSERIES(0x4300, 0x300, data_access)
732 . = 0x4380
733 .globl data_access_slb_relon_pSeries
734 data_access_slb_relon_pSeries:
735 SET_SCRATCH0(r13)
736 EXCEPTION_PROLOG_0(PACA_EXSLB)
737 EXCEPTION_PROLOG_1(PACA_EXSLB, NOTEST, 0x380)
738 std r3,PACA_EXSLB+EX_R3(r13)
739 mfspr r3,SPRN_DAR
740 mfspr r12,SPRN_SRR1
741 #ifndef CONFIG_RELOCATABLE
742 b .slb_miss_realmode
743 #else
744 /*
745 * We can't just use a direct branch to .slb_miss_realmode
746 * because the distance from here to there depends on where
747 * the kernel ends up being put.
748 */
749 mfctr r11
750 ld r10,PACAKBASE(r13)
751 LOAD_HANDLER(r10, .slb_miss_realmode)
752 mtctr r10
753 bctr
754 #endif
755
756 STD_RELON_EXCEPTION_PSERIES(0x4400, 0x400, instruction_access)
757 . = 0x4480
758 .globl instruction_access_slb_relon_pSeries
759 instruction_access_slb_relon_pSeries:
760 SET_SCRATCH0(r13)
761 EXCEPTION_PROLOG_0(PACA_EXSLB)
762 EXCEPTION_PROLOG_1(PACA_EXSLB, NOTEST, 0x480)
763 std r3,PACA_EXSLB+EX_R3(r13)
764 mfspr r3,SPRN_SRR0 /* SRR0 is faulting address */
765 mfspr r12,SPRN_SRR1
766 #ifndef CONFIG_RELOCATABLE
767 b .slb_miss_realmode
768 #else
769 mfctr r11
770 ld r10,PACAKBASE(r13)
771 LOAD_HANDLER(r10, .slb_miss_realmode)
772 mtctr r10
773 bctr
774 #endif
775
776 . = 0x4500
777 .globl hardware_interrupt_relon_pSeries;
778 .globl hardware_interrupt_relon_hv;
779 hardware_interrupt_relon_pSeries:
780 hardware_interrupt_relon_hv:
781 BEGIN_FTR_SECTION
782 _MASKABLE_RELON_EXCEPTION_PSERIES(0x502, hardware_interrupt, EXC_HV, SOFTEN_TEST_HV)
783 FTR_SECTION_ELSE
784 _MASKABLE_RELON_EXCEPTION_PSERIES(0x500, hardware_interrupt, EXC_STD, SOFTEN_TEST_PR)
785 ALT_FTR_SECTION_END_IFSET(CPU_FTR_HVMODE)
786 STD_RELON_EXCEPTION_PSERIES(0x4600, 0x600, alignment)
787 STD_RELON_EXCEPTION_PSERIES(0x4700, 0x700, program_check)
788 STD_RELON_EXCEPTION_PSERIES(0x4800, 0x800, fp_unavailable)
789 MASKABLE_RELON_EXCEPTION_PSERIES(0x4900, 0x900, decrementer)
790 STD_RELON_EXCEPTION_HV(0x4980, 0x982, hdecrementer)
791 MASKABLE_RELON_EXCEPTION_PSERIES(0x4a00, 0xa00, doorbell_super)
792 STD_RELON_EXCEPTION_PSERIES(0x4b00, 0xb00, trap_0b)
793
794 . = 0x4c00
795 .globl system_call_relon_pSeries
796 system_call_relon_pSeries:
797 HMT_MEDIUM
798 SYSCALL_PSERIES_1
799 SYSCALL_PSERIES_2_DIRECT
800 SYSCALL_PSERIES_3
801
802 STD_RELON_EXCEPTION_PSERIES(0x4d00, 0xd00, single_step)
803
804 . = 0x4e00
805 b . /* Can't happen, see v2.07 Book III-S section 6.5 */
806
807 . = 0x4e20
808 b . /* Can't happen, see v2.07 Book III-S section 6.5 */
809
810 . = 0x4e40
811 SET_SCRATCH0(r13)
812 EXCEPTION_PROLOG_0(PACA_EXGEN)
813 b emulation_assist_relon_hv
814
815 . = 0x4e60
816 b . /* Can't happen, see v2.07 Book III-S section 6.5 */
817
818 . = 0x4e80
819 SET_SCRATCH0(r13)
820 EXCEPTION_PROLOG_0(PACA_EXGEN)
821 b h_doorbell_relon_hv
822
823 performance_monitor_relon_pSeries_1:
824 . = 0x4f00
825 SET_SCRATCH0(r13)
826 EXCEPTION_PROLOG_0(PACA_EXGEN)
827 b performance_monitor_relon_pSeries
828
829 altivec_unavailable_relon_pSeries_1:
830 . = 0x4f20
831 SET_SCRATCH0(r13)
832 EXCEPTION_PROLOG_0(PACA_EXGEN)
833 b altivec_unavailable_relon_pSeries
834
835 vsx_unavailable_relon_pSeries_1:
836 . = 0x4f40
837 SET_SCRATCH0(r13)
838 EXCEPTION_PROLOG_0(PACA_EXGEN)
839 b vsx_unavailable_relon_pSeries
840
841 facility_unavailable_relon_trampoline:
842 . = 0x4f60
843 SET_SCRATCH0(r13)
844 EXCEPTION_PROLOG_0(PACA_EXGEN)
845 b facility_unavailable_relon_pSeries
846
847 hv_facility_unavailable_relon_trampoline:
848 . = 0x4f80
849 SET_SCRATCH0(r13)
850 EXCEPTION_PROLOG_0(PACA_EXGEN)
851 b facility_unavailable_relon_hv
852
853 STD_RELON_EXCEPTION_PSERIES(0x5300, 0x1300, instruction_breakpoint)
854 #ifdef CONFIG_PPC_DENORMALISATION
855 . = 0x5500
856 b denorm_exception_hv
857 #endif
858 STD_RELON_EXCEPTION_PSERIES(0x5700, 0x1700, altivec_assist)
859
860 /* Other future vectors */
861 .align 7
862 .globl __end_interrupts
863 __end_interrupts:
864
865 .align 7
866 system_call_entry_direct:
867 #if defined(CONFIG_RELOCATABLE)
868 /* The first level prologue may have used LR to get here, saving
869 * orig in r10. To save hacking/ifdeffing common code, restore here.
870 */
871 mtlr r10
872 #endif
873 system_call_entry:
874 b system_call_common
875
876 ppc64_runlatch_on_trampoline:
877 b .__ppc64_runlatch_on
878
879 /*
880 * Here we have detected that the kernel stack pointer is bad.
881 * R9 contains the saved CR, r13 points to the paca,
882 * r10 contains the (bad) kernel stack pointer,
883 * r11 and r12 contain the saved SRR0 and SRR1.
884 * We switch to using an emergency stack, save the registers there,
885 * and call kernel_bad_stack(), which panics.
886 */
887 bad_stack:
888 ld r1,PACAEMERGSP(r13)
889 subi r1,r1,64+INT_FRAME_SIZE
890 std r9,_CCR(r1)
891 std r10,GPR1(r1)
892 std r11,_NIP(r1)
893 std r12,_MSR(r1)
894 mfspr r11,SPRN_DAR
895 mfspr r12,SPRN_DSISR
896 std r11,_DAR(r1)
897 std r12,_DSISR(r1)
898 mflr r10
899 mfctr r11
900 mfxer r12
901 std r10,_LINK(r1)
902 std r11,_CTR(r1)
903 std r12,_XER(r1)
904 SAVE_GPR(0,r1)
905 SAVE_GPR(2,r1)
906 ld r10,EX_R3(r3)
907 std r10,GPR3(r1)
908 SAVE_GPR(4,r1)
909 SAVE_4GPRS(5,r1)
910 ld r9,EX_R9(r3)
911 ld r10,EX_R10(r3)
912 SAVE_2GPRS(9,r1)
913 ld r9,EX_R11(r3)
914 ld r10,EX_R12(r3)
915 ld r11,EX_R13(r3)
916 std r9,GPR11(r1)
917 std r10,GPR12(r1)
918 std r11,GPR13(r1)
919 BEGIN_FTR_SECTION
920 ld r10,EX_CFAR(r3)
921 std r10,ORIG_GPR3(r1)
922 END_FTR_SECTION_IFSET(CPU_FTR_CFAR)
923 SAVE_8GPRS(14,r1)
924 SAVE_10GPRS(22,r1)
925 lhz r12,PACA_TRAP_SAVE(r13)
926 std r12,_TRAP(r1)
927 addi r11,r1,INT_FRAME_SIZE
928 std r11,0(r1)
929 li r12,0
930 std r12,0(r11)
931 ld r2,PACATOC(r13)
932 ld r11,exception_marker@toc(r2)
933 std r12,RESULT(r1)
934 std r11,STACK_FRAME_OVERHEAD-16(r1)
935 1: addi r3,r1,STACK_FRAME_OVERHEAD
936 bl .kernel_bad_stack
937 b 1b
938
939 /*
940 * Here r13 points to the paca, r9 contains the saved CR,
941 * SRR0 and SRR1 are saved in r11 and r12,
942 * r9 - r13 are saved in paca->exgen.
943 */
944 .align 7
945 .globl data_access_common
946 data_access_common:
947 mfspr r10,SPRN_DAR
948 std r10,PACA_EXGEN+EX_DAR(r13)
949 mfspr r10,SPRN_DSISR
950 stw r10,PACA_EXGEN+EX_DSISR(r13)
951 EXCEPTION_PROLOG_COMMON(0x300, PACA_EXGEN)
952 DISABLE_INTS
953 ld r12,_MSR(r1)
954 ld r3,PACA_EXGEN+EX_DAR(r13)
955 lwz r4,PACA_EXGEN+EX_DSISR(r13)
956 li r5,0x300
957 b .do_hash_page /* Try to handle as hpte fault */
958
959 .align 7
960 .globl h_data_storage_common
961 h_data_storage_common:
962 mfspr r10,SPRN_HDAR
963 std r10,PACA_EXGEN+EX_DAR(r13)
964 mfspr r10,SPRN_HDSISR
965 stw r10,PACA_EXGEN+EX_DSISR(r13)
966 EXCEPTION_PROLOG_COMMON(0xe00, PACA_EXGEN)
967 bl .save_nvgprs
968 DISABLE_INTS
969 addi r3,r1,STACK_FRAME_OVERHEAD
970 bl .unknown_exception
971 b .ret_from_except
972
973 .align 7
974 .globl instruction_access_common
975 instruction_access_common:
976 EXCEPTION_PROLOG_COMMON(0x400, PACA_EXGEN)
977 DISABLE_INTS
978 ld r12,_MSR(r1)
979 ld r3,_NIP(r1)
980 andis. r4,r12,0x5820
981 li r5,0x400
982 b .do_hash_page /* Try to handle as hpte fault */
983
984 STD_EXCEPTION_COMMON(0xe20, h_instr_storage, .unknown_exception)
985
986 /*
987 * Here is the common SLB miss user that is used when going to virtual
988 * mode for SLB misses, that is currently not used
989 */
990 #ifdef __DISABLED__
991 .align 7
992 .globl slb_miss_user_common
993 slb_miss_user_common:
994 mflr r10
995 std r3,PACA_EXGEN+EX_DAR(r13)
996 stw r9,PACA_EXGEN+EX_CCR(r13)
997 std r10,PACA_EXGEN+EX_LR(r13)
998 std r11,PACA_EXGEN+EX_SRR0(r13)
999 bl .slb_allocate_user
1000
1001 ld r10,PACA_EXGEN+EX_LR(r13)
1002 ld r3,PACA_EXGEN+EX_R3(r13)
1003 lwz r9,PACA_EXGEN+EX_CCR(r13)
1004 ld r11,PACA_EXGEN+EX_SRR0(r13)
1005 mtlr r10
1006 beq- slb_miss_fault
1007
1008 andi. r10,r12,MSR_RI /* check for unrecoverable exception */
1009 beq- unrecov_user_slb
1010 mfmsr r10
1011
1012 .machine push
1013 .machine "power4"
1014 mtcrf 0x80,r9
1015 .machine pop
1016
1017 clrrdi r10,r10,2 /* clear RI before setting SRR0/1 */
1018 mtmsrd r10,1
1019
1020 mtspr SRR0,r11
1021 mtspr SRR1,r12
1022
1023 ld r9,PACA_EXGEN+EX_R9(r13)
1024 ld r10,PACA_EXGEN+EX_R10(r13)
1025 ld r11,PACA_EXGEN+EX_R11(r13)
1026 ld r12,PACA_EXGEN+EX_R12(r13)
1027 ld r13,PACA_EXGEN+EX_R13(r13)
1028 rfid
1029 b .
1030
1031 slb_miss_fault:
1032 EXCEPTION_PROLOG_COMMON(0x380, PACA_EXGEN)
1033 ld r4,PACA_EXGEN+EX_DAR(r13)
1034 li r5,0
1035 std r4,_DAR(r1)
1036 std r5,_DSISR(r1)
1037 b handle_page_fault
1038
1039 unrecov_user_slb:
1040 EXCEPTION_PROLOG_COMMON(0x4200, PACA_EXGEN)
1041 DISABLE_INTS
1042 bl .save_nvgprs
1043 1: addi r3,r1,STACK_FRAME_OVERHEAD
1044 bl .unrecoverable_exception
1045 b 1b
1046
1047 #endif /* __DISABLED__ */
1048
1049
1050 .align 7
1051 .globl alignment_common
1052 alignment_common:
1053 mfspr r10,SPRN_DAR
1054 std r10,PACA_EXGEN+EX_DAR(r13)
1055 mfspr r10,SPRN_DSISR
1056 stw r10,PACA_EXGEN+EX_DSISR(r13)
1057 EXCEPTION_PROLOG_COMMON(0x600, PACA_EXGEN)
1058 ld r3,PACA_EXGEN+EX_DAR(r13)
1059 lwz r4,PACA_EXGEN+EX_DSISR(r13)
1060 std r3,_DAR(r1)
1061 std r4,_DSISR(r1)
1062 bl .save_nvgprs
1063 DISABLE_INTS
1064 addi r3,r1,STACK_FRAME_OVERHEAD
1065 bl .alignment_exception
1066 b .ret_from_except
1067
1068 .align 7
1069 .globl program_check_common
1070 program_check_common:
1071 EXCEPTION_PROLOG_COMMON(0x700, PACA_EXGEN)
1072 bl .save_nvgprs
1073 DISABLE_INTS
1074 addi r3,r1,STACK_FRAME_OVERHEAD
1075 bl .program_check_exception
1076 b .ret_from_except
1077
1078 .align 7
1079 .globl fp_unavailable_common
1080 fp_unavailable_common:
1081 EXCEPTION_PROLOG_COMMON(0x800, PACA_EXGEN)
1082 bne 1f /* if from user, just load it up */
1083 bl .save_nvgprs
1084 DISABLE_INTS
1085 addi r3,r1,STACK_FRAME_OVERHEAD
1086 bl .kernel_fp_unavailable_exception
1087 BUG_OPCODE
1088 1:
1089 #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
1090 BEGIN_FTR_SECTION
1091 /* Test if 2 TM state bits are zero. If non-zero (ie. userspace was in
1092 * transaction), go do TM stuff
1093 */
1094 rldicl. r0, r12, (64-MSR_TS_LG), (64-2)
1095 bne- 2f
1096 END_FTR_SECTION_IFSET(CPU_FTR_TM)
1097 #endif
1098 bl .load_up_fpu
1099 b fast_exception_return
1100 #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
1101 2: /* User process was in a transaction */
1102 bl .save_nvgprs
1103 DISABLE_INTS
1104 addi r3,r1,STACK_FRAME_OVERHEAD
1105 bl .fp_unavailable_tm
1106 b .ret_from_except
1107 #endif
1108 .align 7
1109 .globl altivec_unavailable_common
1110 altivec_unavailable_common:
1111 EXCEPTION_PROLOG_COMMON(0xf20, PACA_EXGEN)
1112 #ifdef CONFIG_ALTIVEC
1113 BEGIN_FTR_SECTION
1114 beq 1f
1115 #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
1116 BEGIN_FTR_SECTION_NESTED(69)
1117 /* Test if 2 TM state bits are zero. If non-zero (ie. userspace was in
1118 * transaction), go do TM stuff
1119 */
1120 rldicl. r0, r12, (64-MSR_TS_LG), (64-2)
1121 bne- 2f
1122 END_FTR_SECTION_NESTED(CPU_FTR_TM, CPU_FTR_TM, 69)
1123 #endif
1124 bl .load_up_altivec
1125 b fast_exception_return
1126 #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
1127 2: /* User process was in a transaction */
1128 bl .save_nvgprs
1129 DISABLE_INTS
1130 addi r3,r1,STACK_FRAME_OVERHEAD
1131 bl .altivec_unavailable_tm
1132 b .ret_from_except
1133 #endif
1134 1:
1135 END_FTR_SECTION_IFSET(CPU_FTR_ALTIVEC)
1136 #endif
1137 bl .save_nvgprs
1138 DISABLE_INTS
1139 addi r3,r1,STACK_FRAME_OVERHEAD
1140 bl .altivec_unavailable_exception
1141 b .ret_from_except
1142
1143 .align 7
1144 .globl vsx_unavailable_common
1145 vsx_unavailable_common:
1146 EXCEPTION_PROLOG_COMMON(0xf40, PACA_EXGEN)
1147 #ifdef CONFIG_VSX
1148 BEGIN_FTR_SECTION
1149 beq 1f
1150 #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
1151 BEGIN_FTR_SECTION_NESTED(69)
1152 /* Test if 2 TM state bits are zero. If non-zero (ie. userspace was in
1153 * transaction), go do TM stuff
1154 */
1155 rldicl. r0, r12, (64-MSR_TS_LG), (64-2)
1156 bne- 2f
1157 END_FTR_SECTION_NESTED(CPU_FTR_TM, CPU_FTR_TM, 69)
1158 #endif
1159 b .load_up_vsx
1160 #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
1161 2: /* User process was in a transaction */
1162 bl .save_nvgprs
1163 DISABLE_INTS
1164 addi r3,r1,STACK_FRAME_OVERHEAD
1165 bl .vsx_unavailable_tm
1166 b .ret_from_except
1167 #endif
1168 1:
1169 END_FTR_SECTION_IFSET(CPU_FTR_VSX)
1170 #endif
1171 bl .save_nvgprs
1172 DISABLE_INTS
1173 addi r3,r1,STACK_FRAME_OVERHEAD
1174 bl .vsx_unavailable_exception
1175 b .ret_from_except
1176
1177 STD_EXCEPTION_COMMON(0xf60, facility_unavailable, .facility_unavailable_exception)
1178
1179 .align 7
1180 .globl __end_handlers
1181 __end_handlers:
1182
1183 /* Equivalents to the above handlers for relocation-on interrupt vectors */
1184 STD_RELON_EXCEPTION_HV_OOL(0xe40, emulation_assist)
1185 MASKABLE_RELON_EXCEPTION_HV_OOL(0xe80, h_doorbell)
1186
1187 STD_RELON_EXCEPTION_PSERIES_OOL(0xf00, performance_monitor)
1188 STD_RELON_EXCEPTION_PSERIES_OOL(0xf20, altivec_unavailable)
1189 STD_RELON_EXCEPTION_PSERIES_OOL(0xf40, vsx_unavailable)
1190 STD_RELON_EXCEPTION_PSERIES_OOL(0xf60, facility_unavailable)
1191 STD_RELON_EXCEPTION_HV_OOL(0xf80, facility_unavailable)
1192
1193 #if defined(CONFIG_PPC_PSERIES) || defined(CONFIG_PPC_POWERNV)
1194 /*
1195 * Data area reserved for FWNMI option.
1196 * This address (0x7000) is fixed by the RPA.
1197 */
1198 .= 0x7000
1199 .globl fwnmi_data_area
1200 fwnmi_data_area:
1201
1202 /* pseries and powernv need to keep the whole page from
1203 * 0x7000 to 0x8000 free for use by the firmware
1204 */
1205 . = 0x8000
1206 #endif /* defined(CONFIG_PPC_PSERIES) || defined(CONFIG_PPC_POWERNV) */
1207
1208 /* Space for CPU0's segment table */
1209 .balign 4096
1210 .globl initial_stab
1211 initial_stab:
1212 .space 4096
1213
1214 #ifdef CONFIG_PPC_POWERNV
1215 _GLOBAL(opal_mc_secondary_handler)
1216 HMT_MEDIUM_PPR_DISCARD
1217 SET_SCRATCH0(r13)
1218 GET_PACA(r13)
1219 clrldi r3,r3,2
1220 tovirt(r3,r3)
1221 std r3,PACA_OPAL_MC_EVT(r13)
1222 ld r13,OPAL_MC_SRR0(r3)
1223 mtspr SPRN_SRR0,r13
1224 ld r13,OPAL_MC_SRR1(r3)
1225 mtspr SPRN_SRR1,r13
1226 ld r3,OPAL_MC_GPR3(r3)
1227 GET_SCRATCH0(r13)
1228 b machine_check_pSeries
1229 #endif /* CONFIG_PPC_POWERNV */
1230
1231
1232 /*
1233 * r13 points to the PACA, r9 contains the saved CR,
1234 * r12 contain the saved SRR1, SRR0 is still ready for return
1235 * r3 has the faulting address
1236 * r9 - r13 are saved in paca->exslb.
1237 * r3 is saved in paca->slb_r3
1238 * We assume we aren't going to take any exceptions during this procedure.
1239 */
1240 _GLOBAL(slb_miss_realmode)
1241 mflr r10
1242 #ifdef CONFIG_RELOCATABLE
1243 mtctr r11
1244 #endif
1245
1246 stw r9,PACA_EXSLB+EX_CCR(r13) /* save CR in exc. frame */
1247 std r10,PACA_EXSLB+EX_LR(r13) /* save LR */
1248
1249 bl .slb_allocate_realmode
1250
1251 /* All done -- return from exception. */
1252
1253 ld r10,PACA_EXSLB+EX_LR(r13)
1254 ld r3,PACA_EXSLB+EX_R3(r13)
1255 lwz r9,PACA_EXSLB+EX_CCR(r13) /* get saved CR */
1256
1257 mtlr r10
1258
1259 andi. r10,r12,MSR_RI /* check for unrecoverable exception */
1260 beq- 2f
1261
1262 .machine push
1263 .machine "power4"
1264 mtcrf 0x80,r9
1265 mtcrf 0x01,r9 /* slb_allocate uses cr0 and cr7 */
1266 .machine pop
1267
1268 RESTORE_PPR_PACA(PACA_EXSLB, r9)
1269 ld r9,PACA_EXSLB+EX_R9(r13)
1270 ld r10,PACA_EXSLB+EX_R10(r13)
1271 ld r11,PACA_EXSLB+EX_R11(r13)
1272 ld r12,PACA_EXSLB+EX_R12(r13)
1273 ld r13,PACA_EXSLB+EX_R13(r13)
1274 rfid
1275 b . /* prevent speculative execution */
1276
1277 2: mfspr r11,SPRN_SRR0
1278 ld r10,PACAKBASE(r13)
1279 LOAD_HANDLER(r10,unrecov_slb)
1280 mtspr SPRN_SRR0,r10
1281 ld r10,PACAKMSR(r13)
1282 mtspr SPRN_SRR1,r10
1283 rfid
1284 b .
1285
1286 unrecov_slb:
1287 EXCEPTION_PROLOG_COMMON(0x4100, PACA_EXSLB)
1288 DISABLE_INTS
1289 bl .save_nvgprs
1290 1: addi r3,r1,STACK_FRAME_OVERHEAD
1291 bl .unrecoverable_exception
1292 b 1b
1293
1294
1295 #ifdef CONFIG_PPC_970_NAP
1296 power4_fixup_nap:
1297 andc r9,r9,r10
1298 std r9,TI_LOCAL_FLAGS(r11)
1299 ld r10,_LINK(r1) /* make idle task do the */
1300 std r10,_NIP(r1) /* equivalent of a blr */
1301 blr
1302 #endif
1303
1304 /*
1305 * Hash table stuff
1306 */
1307 .align 7
1308 _STATIC(do_hash_page)
1309 std r3,_DAR(r1)
1310 std r4,_DSISR(r1)
1311
1312 andis. r0,r4,0xa410 /* weird error? */
1313 bne- handle_page_fault /* if not, try to insert a HPTE */
1314 andis. r0,r4,DSISR_DABRMATCH@h
1315 bne- handle_dabr_fault
1316
1317 BEGIN_FTR_SECTION
1318 andis. r0,r4,0x0020 /* Is it a segment table fault? */
1319 bne- do_ste_alloc /* If so handle it */
1320 END_MMU_FTR_SECTION_IFCLR(MMU_FTR_SLB)
1321
1322 CURRENT_THREAD_INFO(r11, r1)
1323 lwz r0,TI_PREEMPT(r11) /* If we're in an "NMI" */
1324 andis. r0,r0,NMI_MASK@h /* (i.e. an irq when soft-disabled) */
1325 bne 77f /* then don't call hash_page now */
1326 /*
1327 * We need to set the _PAGE_USER bit if MSR_PR is set or if we are
1328 * accessing a userspace segment (even from the kernel). We assume
1329 * kernel addresses always have the high bit set.
1330 */
1331 rlwinm r4,r4,32-25+9,31-9,31-9 /* DSISR_STORE -> _PAGE_RW */
1332 rotldi r0,r3,15 /* Move high bit into MSR_PR posn */
1333 orc r0,r12,r0 /* MSR_PR | ~high_bit */
1334 rlwimi r4,r0,32-13,30,30 /* becomes _PAGE_USER access bit */
1335 ori r4,r4,1 /* add _PAGE_PRESENT */
1336 rlwimi r4,r5,22+2,31-2,31-2 /* Set _PAGE_EXEC if trap is 0x400 */
1337
1338 /*
1339 * r3 contains the faulting address
1340 * r4 contains the required access permissions
1341 * r5 contains the trap number
1342 *
1343 * at return r3 = 0 for success, 1 for page fault, negative for error
1344 */
1345 bl .hash_page /* build HPTE if possible */
1346 cmpdi r3,0 /* see if hash_page succeeded */
1347
1348 /* Success */
1349 beq fast_exc_return_irq /* Return from exception on success */
1350
1351 /* Error */
1352 blt- 13f
1353
1354 /* Here we have a page fault that hash_page can't handle. */
1355 handle_page_fault:
1356 11: ld r4,_DAR(r1)
1357 ld r5,_DSISR(r1)
1358 addi r3,r1,STACK_FRAME_OVERHEAD
1359 bl .do_page_fault
1360 cmpdi r3,0
1361 beq+ 12f
1362 bl .save_nvgprs
1363 mr r5,r3
1364 addi r3,r1,STACK_FRAME_OVERHEAD
1365 lwz r4,_DAR(r1)
1366 bl .bad_page_fault
1367 b .ret_from_except
1368
1369 /* We have a data breakpoint exception - handle it */
1370 handle_dabr_fault:
1371 bl .save_nvgprs
1372 ld r4,_DAR(r1)
1373 ld r5,_DSISR(r1)
1374 addi r3,r1,STACK_FRAME_OVERHEAD
1375 bl .do_break
1376 12: b .ret_from_except_lite
1377
1378
1379 /* We have a page fault that hash_page could handle but HV refused
1380 * the PTE insertion
1381 */
1382 13: bl .save_nvgprs
1383 mr r5,r3
1384 addi r3,r1,STACK_FRAME_OVERHEAD
1385 ld r4,_DAR(r1)
1386 bl .low_hash_fault
1387 b .ret_from_except
1388
1389 /*
1390 * We come here as a result of a DSI at a point where we don't want
1391 * to call hash_page, such as when we are accessing memory (possibly
1392 * user memory) inside a PMU interrupt that occurred while interrupts
1393 * were soft-disabled. We want to invoke the exception handler for
1394 * the access, or panic if there isn't a handler.
1395 */
1396 77: bl .save_nvgprs
1397 mr r4,r3
1398 addi r3,r1,STACK_FRAME_OVERHEAD
1399 li r5,SIGSEGV
1400 bl .bad_page_fault
1401 b .ret_from_except
1402
1403 /* here we have a segment miss */
1404 do_ste_alloc:
1405 bl .ste_allocate /* try to insert stab entry */
1406 cmpdi r3,0
1407 bne- handle_page_fault
1408 b fast_exception_return
1409
1410 /*
1411 * r13 points to the PACA, r9 contains the saved CR,
1412 * r11 and r12 contain the saved SRR0 and SRR1.
1413 * r9 - r13 are saved in paca->exslb.
1414 * We assume we aren't going to take any exceptions during this procedure.
1415 * We assume (DAR >> 60) == 0xc.
1416 */
1417 .align 7
1418 _GLOBAL(do_stab_bolted)
1419 stw r9,PACA_EXSLB+EX_CCR(r13) /* save CR in exc. frame */
1420 std r11,PACA_EXSLB+EX_SRR0(r13) /* save SRR0 in exc. frame */
1421 mfspr r11,SPRN_DAR /* ea */
1422
1423 /*
1424 * check for bad kernel/user address
1425 * (ea & ~REGION_MASK) >= PGTABLE_RANGE
1426 */
1427 rldicr. r9,r11,4,(63 - 46 - 4)
1428 li r9,0 /* VSID = 0 for bad address */
1429 bne- 0f
1430
1431 /*
1432 * Calculate VSID:
1433 * This is the kernel vsid, we take the top for context from
1434 * the range. context = (MAX_USER_CONTEXT) + ((ea >> 60) - 0xc) + 1
1435 * Here we know that (ea >> 60) == 0xc
1436 */
1437 lis r9,(MAX_USER_CONTEXT + 1)@ha
1438 addi r9,r9,(MAX_USER_CONTEXT + 1)@l
1439
1440 srdi r10,r11,SID_SHIFT
1441 rldimi r10,r9,ESID_BITS,0 /* proto vsid */
1442 ASM_VSID_SCRAMBLE(r10, r9, 256M)
1443 rldic r9,r10,12,16 /* r9 = vsid << 12 */
1444
1445 0:
1446 /* Hash to the primary group */
1447 ld r10,PACASTABVIRT(r13)
1448 srdi r11,r11,SID_SHIFT
1449 rldimi r10,r11,7,52 /* r10 = first ste of the group */
1450
1451 /* Search the primary group for a free entry */
1452 1: ld r11,0(r10) /* Test valid bit of the current ste */
1453 andi. r11,r11,0x80
1454 beq 2f
1455 addi r10,r10,16
1456 andi. r11,r10,0x70
1457 bne 1b
1458
1459 /* Stick for only searching the primary group for now. */
1460 /* At least for now, we use a very simple random castout scheme */
1461 /* Use the TB as a random number ; OR in 1 to avoid entry 0 */
1462 mftb r11
1463 rldic r11,r11,4,57 /* r11 = (r11 << 4) & 0x70 */
1464 ori r11,r11,0x10
1465
1466 /* r10 currently points to an ste one past the group of interest */
1467 /* make it point to the randomly selected entry */
1468 subi r10,r10,128
1469 or r10,r10,r11 /* r10 is the entry to invalidate */
1470
1471 isync /* mark the entry invalid */
1472 ld r11,0(r10)
1473 rldicl r11,r11,56,1 /* clear the valid bit */
1474 rotldi r11,r11,8
1475 std r11,0(r10)
1476 sync
1477
1478 clrrdi r11,r11,28 /* Get the esid part of the ste */
1479 slbie r11
1480
1481 2: std r9,8(r10) /* Store the vsid part of the ste */
1482 eieio
1483
1484 mfspr r11,SPRN_DAR /* Get the new esid */
1485 clrrdi r11,r11,28 /* Permits a full 32b of ESID */
1486 ori r11,r11,0x90 /* Turn on valid and kp */
1487 std r11,0(r10) /* Put new entry back into the stab */
1488
1489 sync
1490
1491 /* All done -- return from exception. */
1492 lwz r9,PACA_EXSLB+EX_CCR(r13) /* get saved CR */
1493 ld r11,PACA_EXSLB+EX_SRR0(r13) /* get saved SRR0 */
1494
1495 andi. r10,r12,MSR_RI
1496 beq- unrecov_slb
1497
1498 mtcrf 0x80,r9 /* restore CR */
1499
1500 mfmsr r10
1501 clrrdi r10,r10,2
1502 mtmsrd r10,1
1503
1504 mtspr SPRN_SRR0,r11
1505 mtspr SPRN_SRR1,r12
1506 ld r9,PACA_EXSLB+EX_R9(r13)
1507 ld r10,PACA_EXSLB+EX_R10(r13)
1508 ld r11,PACA_EXSLB+EX_R11(r13)
1509 ld r12,PACA_EXSLB+EX_R12(r13)
1510 ld r13,PACA_EXSLB+EX_R13(r13)
1511 rfid
1512 b . /* prevent speculative execution */
Linux kernel - Deliverables
This page took 0.061411 seconds and 6 git commands to generate.