arch/sparc/include/asm/visasm.h

   1 #ifndef _SPARC64_VISASM_H
   2 #define _SPARC64_VISASM_H
   3
   4 /* visasm.h:  FPU saving macros for VIS routines
   5  *
   6  * Copyright (C) 1998 Jakub Jelinek (jj@ultra.linux.cz)
   7  */
   8
   9 #include <asm/pstate.h>
  10 #include <asm/ptrace.h>
  11
  12 /* Clobbers %o5, %g1, %g2, %g3, %g7, %icc, %xcc */
  13
  14 #define VISEntry                                        \
  15         rd              %fprs, %o5;                     \
  16         andcc           %o5, (FPRS_FEF|FPRS_DU), %g0;   \
  17         be,pt           %icc, 297f;                     \
  18          sethi          %hi(297f), %g7;                 \
  19         sethi           %hi(VISenter), %g1;             \
  20         jmpl            %g1 + %lo(VISenter), %g0;       \
  21          or             %g7, %lo(297f), %g7;            \
  22 297:    wr              %g0, FPRS_FEF, %fprs;           \
  23
  24 #define VISExit                                         \
  25         wr              %g0, 0, %fprs;
  26
  27 /* Clobbers %o5, %g1, %g2, %g3, %g7, %icc, %xcc.
  28  * Must preserve %o5 between VISEntryHalf and VISExitHalf */
  29
  30 #define VISEntryHalf                                    \
  31         rd              %fprs, %o5;                     \
  32         andcc           %o5, FPRS_FEF, %g0;             \
  33         be,pt           %icc, 297f;                     \
  34          sethi          %hi(298f), %g7;                 \
  35         sethi           %hi(VISenterhalf), %g1;         \
  36         jmpl            %g1 + %lo(VISenterhalf), %g0;   \
  37          or             %g7, %lo(298f), %g7;            \
  38         clr             %o5;                            \
  39 297:    wr              %o5, FPRS_FEF, %fprs;           \
  40 298:
  41
  42 #define VISEntryHalfFast(fail_label)                    \
  43         rd              %fprs, %o5;                     \
  44         andcc           %o5, FPRS_FEF, %g0;             \
  45         be,pt           %icc, 297f;                     \
  46          nop;                                           \
  47         ba,a,pt         %xcc, fail_label;               \
  48 297:    wr              %o5, FPRS_FEF, %fprs;
  49
  50 #define VISExitHalf                                     \
  51         wr              %o5, 0, %fprs;
  52
  53 #ifndef __ASSEMBLY__
  54 static inline void save_and_clear_fpu(void) {
  55         __asm__ __volatile__ (
  56 "               rd %%fprs, %%o5\n"
  57 "               andcc %%o5, %0, %%g0\n"
  58 "               be,pt %%icc, 299f\n"
  59 "                sethi %%hi(298f), %%g7\n"
  60 "               sethi %%hi(VISenter), %%g1\n"
  61 "               jmpl %%g1 + %%lo(VISenter), %%g0\n"
  62 "                or %%g7, %%lo(298f), %%g7\n"
  63 "       298:    wr %%g0, 0, %%fprs\n"
  64 "       299:\n"
  65 "               " : : "i" (FPRS_FEF|FPRS_DU) :
  66                 "o5", "g1", "g2", "g3", "g7", "cc");
  67 }
  68
  69 int vis_emul(struct pt_regs *, unsigned int);
  70 #endif
  71
  72 #endif /* _SPARC64_ASI_H */