1 #ifndef _SPARC64_VISASM_H
2 #define _SPARC64_VISASM_H
4 /* visasm.h: FPU saving macros for VIS routines
6 * Copyright (C) 1998 Jakub Jelinek (jj@ultra.linux.cz)
9 #include <asm/pstate.h>
10 #include <asm/ptrace.h>
12 /* Clobbers %o5, %g1, %g2, %g3, %g7, %icc, %xcc */
16 andcc %o5, (FPRS_FEF|FPRS_DU), %g0; \
18 sethi %hi(297f), %g7; \
19 sethi %hi(VISenter), %g1; \
20 jmpl %g1 + %lo(VISenter), %g0; \
21 or %g7, %lo(297f), %g7; \
22 297: wr %g0, FPRS_FEF, %fprs; \
27 /* Clobbers %o5, %g1, %g2, %g3, %g7, %icc, %xcc.
28 * Must preserve %o5 between VISEntryHalf and VISExitHalf */
30 #define VISEntryHalf \
32 andcc %o5, FPRS_FEF, %g0; \
34 sethi %hi(298f), %g7; \
35 sethi %hi(VISenterhalf), %g1; \
36 jmpl %g1 + %lo(VISenterhalf), %g0; \
37 or %g7, %lo(298f), %g7; \
39 297: wr %o5, FPRS_FEF, %fprs; \
42 #define VISEntryHalfFast(fail_label) \
44 andcc %o5, FPRS_FEF, %g0; \
47 ba,a,pt %xcc, fail_label; \
48 297: wr %o5, FPRS_FEF, %fprs;
54 static inline void save_and_clear_fpu(void) {
55 __asm__
__volatile__ (
57 " andcc %%o5, %0, %%g0\n"
58 " be,pt %%icc, 299f\n"
59 " sethi %%hi(298f), %%g7\n"
60 " sethi %%hi(VISenter), %%g1\n"
61 " jmpl %%g1 + %%lo(VISenter), %%g0\n"
62 " or %%g7, %%lo(298f), %%g7\n"
63 " 298: wr %%g0, 0, %%fprs\n"
65 " " : : "i" (FPRS_FEF
|FPRS_DU
) :
66 "o5", "g1", "g2", "g3", "g7", "cc");
69 int vis_emul(struct pt_regs
*, unsigned int);
72 #endif /* _SPARC64_ASI_H */
This page took 0.03548 seconds and 6 git commands to generate.