2 * Copyright 2009 VMware, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
22 * Authors: Michel Dänzer
25 #include <drm/amdgpu_drm.h>
27 #include "amdgpu_uvd.h"
28 #include "amdgpu_vce.h"
30 /* Test BO GTT->VRAM and VRAM->GTT GPU copies across the whole GTT aperture */
31 static void amdgpu_do_test_moves(struct amdgpu_device
*adev
)
33 struct amdgpu_ring
*ring
= adev
->mman
.buffer_funcs_ring
;
34 struct amdgpu_bo
*vram_obj
= NULL
;
35 struct amdgpu_bo
**gtt_obj
= NULL
;
36 uint64_t gtt_addr
, vram_addr
;
43 * (Total GTT - IB pool - writeback page - ring buffers) / test size
45 n
= adev
->mc
.gtt_size
- AMDGPU_IB_POOL_SIZE
*64*1024;
46 for (i
= 0; i
< AMDGPU_MAX_RINGS
; ++i
)
48 n
-= adev
->rings
[i
]->ring_size
;
50 n
-= AMDGPU_GPU_PAGE_SIZE
;
51 if (adev
->irq
.ih
.ring_obj
)
52 n
-= adev
->irq
.ih
.ring_size
;
55 gtt_obj
= kzalloc(n
* sizeof(*gtt_obj
), GFP_KERNEL
);
57 DRM_ERROR("Failed to allocate %d pointers\n", n
);
62 r
= amdgpu_bo_create(adev
, size
, PAGE_SIZE
, true,
63 AMDGPU_GEM_DOMAIN_VRAM
, 0,
64 NULL
, NULL
, &vram_obj
);
66 DRM_ERROR("Failed to create VRAM object\n");
69 r
= amdgpu_bo_reserve(vram_obj
, false);
72 r
= amdgpu_bo_pin(vram_obj
, AMDGPU_GEM_DOMAIN_VRAM
, &vram_addr
);
74 DRM_ERROR("Failed to pin VRAM object\n");
77 for (i
= 0; i
< n
; i
++) {
78 void *gtt_map
, *vram_map
;
79 void **gtt_start
, **gtt_end
;
80 void **vram_start
, **vram_end
;
81 struct fence
*fence
= NULL
;
83 r
= amdgpu_bo_create(adev
, size
, PAGE_SIZE
, true,
84 AMDGPU_GEM_DOMAIN_GTT
, 0, NULL
,
87 DRM_ERROR("Failed to create GTT object %d\n", i
);
91 r
= amdgpu_bo_reserve(gtt_obj
[i
], false);
93 goto out_lclean_unref
;
94 r
= amdgpu_bo_pin(gtt_obj
[i
], AMDGPU_GEM_DOMAIN_GTT
, >t_addr
);
96 DRM_ERROR("Failed to pin GTT object %d\n", i
);
97 goto out_lclean_unres
;
100 r
= amdgpu_bo_kmap(gtt_obj
[i
], >t_map
);
102 DRM_ERROR("Failed to map GTT object %d\n", i
);
103 goto out_lclean_unpin
;
106 for (gtt_start
= gtt_map
, gtt_end
= gtt_map
+ size
;
109 *gtt_start
= gtt_start
;
111 amdgpu_bo_kunmap(gtt_obj
[i
]);
113 r
= amdgpu_copy_buffer(ring
, gtt_addr
, vram_addr
,
114 size
, NULL
, &fence
, false);
117 DRM_ERROR("Failed GTT->VRAM copy %d\n", i
);
118 goto out_lclean_unpin
;
121 r
= fence_wait(fence
, false);
123 DRM_ERROR("Failed to wait for GTT->VRAM fence %d\n", i
);
124 goto out_lclean_unpin
;
129 r
= amdgpu_bo_kmap(vram_obj
, &vram_map
);
131 DRM_ERROR("Failed to map VRAM object after copy %d\n", i
);
132 goto out_lclean_unpin
;
135 for (gtt_start
= gtt_map
, gtt_end
= gtt_map
+ size
,
136 vram_start
= vram_map
, vram_end
= vram_map
+ size
;
137 vram_start
< vram_end
;
138 gtt_start
++, vram_start
++) {
139 if (*vram_start
!= gtt_start
) {
140 DRM_ERROR("Incorrect GTT->VRAM copy %d: Got 0x%p, "
141 "expected 0x%p (GTT/VRAM offset "
142 "0x%16llx/0x%16llx)\n",
143 i
, *vram_start
, gtt_start
,
145 (gtt_addr
- adev
->mc
.gtt_start
+
146 (void*)gtt_start
- gtt_map
),
148 (vram_addr
- adev
->mc
.vram_start
+
149 (void*)gtt_start
- gtt_map
));
150 amdgpu_bo_kunmap(vram_obj
);
151 goto out_lclean_unpin
;
153 *vram_start
= vram_start
;
156 amdgpu_bo_kunmap(vram_obj
);
158 r
= amdgpu_copy_buffer(ring
, vram_addr
, gtt_addr
,
159 size
, NULL
, &fence
, false);
162 DRM_ERROR("Failed VRAM->GTT copy %d\n", i
);
163 goto out_lclean_unpin
;
166 r
= fence_wait(fence
, false);
168 DRM_ERROR("Failed to wait for VRAM->GTT fence %d\n", i
);
169 goto out_lclean_unpin
;
174 r
= amdgpu_bo_kmap(gtt_obj
[i
], >t_map
);
176 DRM_ERROR("Failed to map GTT object after copy %d\n", i
);
177 goto out_lclean_unpin
;
180 for (gtt_start
= gtt_map
, gtt_end
= gtt_map
+ size
,
181 vram_start
= vram_map
, vram_end
= vram_map
+ size
;
183 gtt_start
++, vram_start
++) {
184 if (*gtt_start
!= vram_start
) {
185 DRM_ERROR("Incorrect VRAM->GTT copy %d: Got 0x%p, "
186 "expected 0x%p (VRAM/GTT offset "
187 "0x%16llx/0x%16llx)\n",
188 i
, *gtt_start
, vram_start
,
190 (vram_addr
- adev
->mc
.vram_start
+
191 (void*)vram_start
- vram_map
),
193 (gtt_addr
- adev
->mc
.gtt_start
+
194 (void*)vram_start
- vram_map
));
195 amdgpu_bo_kunmap(gtt_obj
[i
]);
196 goto out_lclean_unpin
;
200 amdgpu_bo_kunmap(gtt_obj
[i
]);
202 DRM_INFO("Tested GTT->VRAM and VRAM->GTT copy for GTT offset 0x%llx\n",
203 gtt_addr
- adev
->mc
.gtt_start
);
207 amdgpu_bo_unpin(gtt_obj
[i
]);
209 amdgpu_bo_unreserve(gtt_obj
[i
]);
211 amdgpu_bo_unref(>t_obj
[i
]);
213 for (--i
; i
>= 0; --i
) {
214 amdgpu_bo_unpin(gtt_obj
[i
]);
215 amdgpu_bo_unreserve(gtt_obj
[i
]);
216 amdgpu_bo_unref(>t_obj
[i
]);
223 amdgpu_bo_unpin(vram_obj
);
225 amdgpu_bo_unreserve(vram_obj
);
227 amdgpu_bo_unref(&vram_obj
);
231 printk(KERN_WARNING
"Error while testing BO move.\n");
235 void amdgpu_test_moves(struct amdgpu_device
*adev
)
237 if (adev
->mman
.buffer_funcs
)
238 amdgpu_do_test_moves(adev
);
241 void amdgpu_test_ring_sync(struct amdgpu_device
*adev
,
242 struct amdgpu_ring
*ringA
,
243 struct amdgpu_ring
*ringB
)
247 static void amdgpu_test_ring_sync2(struct amdgpu_device
*adev
,
248 struct amdgpu_ring
*ringA
,
249 struct amdgpu_ring
*ringB
,
250 struct amdgpu_ring
*ringC
)
254 static bool amdgpu_test_sync_possible(struct amdgpu_ring
*ringA
,
255 struct amdgpu_ring
*ringB
)
257 if (ringA
== &ringA
->adev
->vce
.ring
[0] &&
258 ringB
== &ringB
->adev
->vce
.ring
[1])
264 void amdgpu_test_syncing(struct amdgpu_device
*adev
)
268 for (i
= 1; i
< AMDGPU_MAX_RINGS
; ++i
) {
269 struct amdgpu_ring
*ringA
= adev
->rings
[i
];
270 if (!ringA
|| !ringA
->ready
)
273 for (j
= 0; j
< i
; ++j
) {
274 struct amdgpu_ring
*ringB
= adev
->rings
[j
];
275 if (!ringB
|| !ringB
->ready
)
278 if (!amdgpu_test_sync_possible(ringA
, ringB
))
281 DRM_INFO("Testing syncing between rings %d and %d...\n", i
, j
);
282 amdgpu_test_ring_sync(adev
, ringA
, ringB
);
284 DRM_INFO("Testing syncing between rings %d and %d...\n", j
, i
);
285 amdgpu_test_ring_sync(adev
, ringB
, ringA
);
287 for (k
= 0; k
< j
; ++k
) {
288 struct amdgpu_ring
*ringC
= adev
->rings
[k
];
289 if (!ringC
|| !ringC
->ready
)
292 if (!amdgpu_test_sync_possible(ringA
, ringC
))
295 if (!amdgpu_test_sync_possible(ringB
, ringC
))
298 DRM_INFO("Testing syncing between rings %d, %d and %d...\n", i
, j
, k
);
299 amdgpu_test_ring_sync2(adev
, ringA
, ringB
, ringC
);
301 DRM_INFO("Testing syncing between rings %d, %d and %d...\n", i
, k
, j
);
302 amdgpu_test_ring_sync2(adev
, ringA
, ringC
, ringB
);
304 DRM_INFO("Testing syncing between rings %d, %d and %d...\n", j
, i
, k
);
305 amdgpu_test_ring_sync2(adev
, ringB
, ringA
, ringC
);
307 DRM_INFO("Testing syncing between rings %d, %d and %d...\n", j
, k
, i
);
308 amdgpu_test_ring_sync2(adev
, ringB
, ringC
, ringA
);
310 DRM_INFO("Testing syncing between rings %d, %d and %d...\n", k
, i
, j
);
311 amdgpu_test_ring_sync2(adev
, ringC
, ringA
, ringB
);
313 DRM_INFO("Testing syncing between rings %d, %d and %d...\n", k
, j
, i
);
314 amdgpu_test_ring_sync2(adev
, ringC
, ringB
, ringA
);
This page took 0.064789 seconds and 6 git commands to generate.