projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
drm/amd/amdgpu: make afmt_init cleanup if alloc fails (DCEv8)
[deliverable/linux.git] / drivers / gpu / drm / amd / amdgpu / dce_v8_0.c
1 /*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23 #include "drmP.h"
24 #include "amdgpu.h"
25 #include "amdgpu_pm.h"
26 #include "amdgpu_i2c.h"
27 #include "cikd.h"
28 #include "atom.h"
29 #include "amdgpu_atombios.h"
30 #include "atombios_crtc.h"
31 #include "atombios_encoders.h"
32 #include "amdgpu_pll.h"
33 #include "amdgpu_connectors.h"
34
35 #include "dce/dce_8_0_d.h"
36 #include "dce/dce_8_0_sh_mask.h"
37
38 #include "gca/gfx_7_2_enum.h"
39
40 #include "gmc/gmc_7_1_d.h"
41 #include "gmc/gmc_7_1_sh_mask.h"
42
43 #include "oss/oss_2_0_d.h"
44 #include "oss/oss_2_0_sh_mask.h"
45
46 static void dce_v8_0_set_display_funcs(struct amdgpu_device *adev);
47 static void dce_v8_0_set_irq_funcs(struct amdgpu_device *adev);
48
49 static const u32 crtc_offsets[6] =
50 {
51 CRTC0_REGISTER_OFFSET,
52 CRTC1_REGISTER_OFFSET,
53 CRTC2_REGISTER_OFFSET,
54 CRTC3_REGISTER_OFFSET,
55 CRTC4_REGISTER_OFFSET,
56 CRTC5_REGISTER_OFFSET
57 };
58
59 static const uint32_t dig_offsets[] = {
60 CRTC0_REGISTER_OFFSET,
61 CRTC1_REGISTER_OFFSET,
62 CRTC2_REGISTER_OFFSET,
63 CRTC3_REGISTER_OFFSET,
64 CRTC4_REGISTER_OFFSET,
65 CRTC5_REGISTER_OFFSET,
66 (0x13830 - 0x7030) >> 2,
67 };
68
69 static const struct {
70 uint32_t reg;
71 uint32_t vblank;
72 uint32_t vline;
73 uint32_t hpd;
74
75 } interrupt_status_offsets[6] = { {
76 .reg = mmDISP_INTERRUPT_STATUS,
77 .vblank = DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK,
78 .vline = DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK,
79 .hpd = DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK
80 }, {
81 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE,
82 .vblank = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK,
83 .vline = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK,
84 .hpd = DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK
85 }, {
86 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE2,
87 .vblank = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK,
88 .vline = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK,
89 .hpd = DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK
90 }, {
91 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE3,
92 .vblank = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK,
93 .vline = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK,
94 .hpd = DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK
95 }, {
96 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE4,
97 .vblank = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK,
98 .vline = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK,
99 .hpd = DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK
100 }, {
101 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE5,
102 .vblank = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK,
103 .vline = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK,
104 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
105 } };
106
107 static const uint32_t hpd_int_control_offsets[6] = {
108 mmDC_HPD1_INT_CONTROL,
109 mmDC_HPD2_INT_CONTROL,
110 mmDC_HPD3_INT_CONTROL,
111 mmDC_HPD4_INT_CONTROL,
112 mmDC_HPD5_INT_CONTROL,
113 mmDC_HPD6_INT_CONTROL,
114 };
115
116 static u32 dce_v8_0_audio_endpt_rreg(struct amdgpu_device *adev,
117 u32 block_offset, u32 reg)
118 {
119 unsigned long flags;
120 u32 r;
121
122 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
123 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
124 r = RREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset);
125 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
126
127 return r;
128 }
129
130 static void dce_v8_0_audio_endpt_wreg(struct amdgpu_device *adev,
131 u32 block_offset, u32 reg, u32 v)
132 {
133 unsigned long flags;
134
135 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
136 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
137 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset, v);
138 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
139 }
140
141 static bool dce_v8_0_is_in_vblank(struct amdgpu_device *adev, int crtc)
142 {
143 if (RREG32(mmCRTC_STATUS + crtc_offsets[crtc]) &
144 CRTC_V_BLANK_START_END__CRTC_V_BLANK_START_MASK)
145 return true;
146 else
147 return false;
148 }
149
150 static bool dce_v8_0_is_counter_moving(struct amdgpu_device *adev, int crtc)
151 {
152 u32 pos1, pos2;
153
154 pos1 = RREG32(mmCRTC_STATUS_POSITION + crtc_offsets[crtc]);
155 pos2 = RREG32(mmCRTC_STATUS_POSITION + crtc_offsets[crtc]);
156
157 if (pos1 != pos2)
158 return true;
159 else
160 return false;
161 }
162
163 /**
164 * dce_v8_0_vblank_wait - vblank wait asic callback.
165 *
166 * @adev: amdgpu_device pointer
167 * @crtc: crtc to wait for vblank on
168 *
169 * Wait for vblank on the requested crtc (evergreen+).
170 */
171 static void dce_v8_0_vblank_wait(struct amdgpu_device *adev, int crtc)
172 {
173 unsigned i = 0;
174
175 if (crtc >= adev->mode_info.num_crtc)
176 return;
177
178 if (!(RREG32(mmCRTC_CONTROL + crtc_offsets[crtc]) & CRTC_CONTROL__CRTC_MASTER_EN_MASK))
179 return;
180
181 /* depending on when we hit vblank, we may be close to active; if so,
182 * wait for another frame.
183 */
184 while (dce_v8_0_is_in_vblank(adev, crtc)) {
185 if (i++ % 100 == 0) {
186 if (!dce_v8_0_is_counter_moving(adev, crtc))
187 break;
188 }
189 }
190
191 while (!dce_v8_0_is_in_vblank(adev, crtc)) {
192 if (i++ % 100 == 0) {
193 if (!dce_v8_0_is_counter_moving(adev, crtc))
194 break;
195 }
196 }
197 }
198
199 static u32 dce_v8_0_vblank_get_counter(struct amdgpu_device *adev, int crtc)
200 {
201 if (crtc >= adev->mode_info.num_crtc)
202 return 0;
203 else
204 return RREG32(mmCRTC_STATUS_FRAME_COUNT + crtc_offsets[crtc]);
205 }
206
207 static void dce_v8_0_pageflip_interrupt_init(struct amdgpu_device *adev)
208 {
209 unsigned i;
210
211 /* Enable pflip interrupts */
212 for (i = 0; i < adev->mode_info.num_crtc; i++)
213 amdgpu_irq_get(adev, &adev->pageflip_irq, i);
214 }
215
216 static void dce_v8_0_pageflip_interrupt_fini(struct amdgpu_device *adev)
217 {
218 unsigned i;
219
220 /* Disable pflip interrupts */
221 for (i = 0; i < adev->mode_info.num_crtc; i++)
222 amdgpu_irq_put(adev, &adev->pageflip_irq, i);
223 }
224
225 /**
226 * dce_v8_0_page_flip - pageflip callback.
227 *
228 * @adev: amdgpu_device pointer
229 * @crtc_id: crtc to cleanup pageflip on
230 * @crtc_base: new address of the crtc (GPU MC address)
231 *
232 * Triggers the actual pageflip by updating the primary
233 * surface base address.
234 */
235 static void dce_v8_0_page_flip(struct amdgpu_device *adev,
236 int crtc_id, u64 crtc_base)
237 {
238 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
239
240 /* update the primary scanout addresses */
241 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
242 upper_32_bits(crtc_base));
243 /* writing to the low address triggers the update */
244 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
245 lower_32_bits(crtc_base));
246 /* post the write */
247 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset);
248 }
249
250 static int dce_v8_0_crtc_get_scanoutpos(struct amdgpu_device *adev, int crtc,
251 u32 *vbl, u32 *position)
252 {
253 if ((crtc < 0) || (crtc >= adev->mode_info.num_crtc))
254 return -EINVAL;
255
256 *vbl = RREG32(mmCRTC_V_BLANK_START_END + crtc_offsets[crtc]);
257 *position = RREG32(mmCRTC_STATUS_POSITION + crtc_offsets[crtc]);
258
259 return 0;
260 }
261
262 /**
263 * dce_v8_0_hpd_sense - hpd sense callback.
264 *
265 * @adev: amdgpu_device pointer
266 * @hpd: hpd (hotplug detect) pin
267 *
268 * Checks if a digital monitor is connected (evergreen+).
269 * Returns true if connected, false if not connected.
270 */
271 static bool dce_v8_0_hpd_sense(struct amdgpu_device *adev,
272 enum amdgpu_hpd_id hpd)
273 {
274 bool connected = false;
275
276 switch (hpd) {
277 case AMDGPU_HPD_1:
278 if (RREG32(mmDC_HPD1_INT_STATUS) & DC_HPD1_INT_STATUS__DC_HPD1_SENSE_MASK)
279 connected = true;
280 break;
281 case AMDGPU_HPD_2:
282 if (RREG32(mmDC_HPD2_INT_STATUS) & DC_HPD2_INT_STATUS__DC_HPD2_SENSE_MASK)
283 connected = true;
284 break;
285 case AMDGPU_HPD_3:
286 if (RREG32(mmDC_HPD3_INT_STATUS) & DC_HPD3_INT_STATUS__DC_HPD3_SENSE_MASK)
287 connected = true;
288 break;
289 case AMDGPU_HPD_4:
290 if (RREG32(mmDC_HPD4_INT_STATUS) & DC_HPD4_INT_STATUS__DC_HPD4_SENSE_MASK)
291 connected = true;
292 break;
293 case AMDGPU_HPD_5:
294 if (RREG32(mmDC_HPD5_INT_STATUS) & DC_HPD5_INT_STATUS__DC_HPD5_SENSE_MASK)
295 connected = true;
296 break;
297 case AMDGPU_HPD_6:
298 if (RREG32(mmDC_HPD6_INT_STATUS) & DC_HPD6_INT_STATUS__DC_HPD6_SENSE_MASK)
299 connected = true;
300 break;
301 default:
302 break;
303 }
304
305 return connected;
306 }
307
308 /**
309 * dce_v8_0_hpd_set_polarity - hpd set polarity callback.
310 *
311 * @adev: amdgpu_device pointer
312 * @hpd: hpd (hotplug detect) pin
313 *
314 * Set the polarity of the hpd pin (evergreen+).
315 */
316 static void dce_v8_0_hpd_set_polarity(struct amdgpu_device *adev,
317 enum amdgpu_hpd_id hpd)
318 {
319 u32 tmp;
320 bool connected = dce_v8_0_hpd_sense(adev, hpd);
321
322 switch (hpd) {
323 case AMDGPU_HPD_1:
324 tmp = RREG32(mmDC_HPD1_INT_CONTROL);
325 if (connected)
326 tmp &= ~DC_HPD1_INT_CONTROL__DC_HPD1_INT_POLARITY_MASK;
327 else
328 tmp |= DC_HPD1_INT_CONTROL__DC_HPD1_INT_POLARITY_MASK;
329 WREG32(mmDC_HPD1_INT_CONTROL, tmp);
330 break;
331 case AMDGPU_HPD_2:
332 tmp = RREG32(mmDC_HPD2_INT_CONTROL);
333 if (connected)
334 tmp &= ~DC_HPD2_INT_CONTROL__DC_HPD2_INT_POLARITY_MASK;
335 else
336 tmp |= DC_HPD2_INT_CONTROL__DC_HPD2_INT_POLARITY_MASK;
337 WREG32(mmDC_HPD2_INT_CONTROL, tmp);
338 break;
339 case AMDGPU_HPD_3:
340 tmp = RREG32(mmDC_HPD3_INT_CONTROL);
341 if (connected)
342 tmp &= ~DC_HPD3_INT_CONTROL__DC_HPD3_INT_POLARITY_MASK;
343 else
344 tmp |= DC_HPD3_INT_CONTROL__DC_HPD3_INT_POLARITY_MASK;
345 WREG32(mmDC_HPD3_INT_CONTROL, tmp);
346 break;
347 case AMDGPU_HPD_4:
348 tmp = RREG32(mmDC_HPD4_INT_CONTROL);
349 if (connected)
350 tmp &= ~DC_HPD4_INT_CONTROL__DC_HPD4_INT_POLARITY_MASK;
351 else
352 tmp |= DC_HPD4_INT_CONTROL__DC_HPD4_INT_POLARITY_MASK;
353 WREG32(mmDC_HPD4_INT_CONTROL, tmp);
354 break;
355 case AMDGPU_HPD_5:
356 tmp = RREG32(mmDC_HPD5_INT_CONTROL);
357 if (connected)
358 tmp &= ~DC_HPD5_INT_CONTROL__DC_HPD5_INT_POLARITY_MASK;
359 else
360 tmp |= DC_HPD5_INT_CONTROL__DC_HPD5_INT_POLARITY_MASK;
361 WREG32(mmDC_HPD5_INT_CONTROL, tmp);
362 break;
363 case AMDGPU_HPD_6:
364 tmp = RREG32(mmDC_HPD6_INT_CONTROL);
365 if (connected)
366 tmp &= ~DC_HPD6_INT_CONTROL__DC_HPD6_INT_POLARITY_MASK;
367 else
368 tmp |= DC_HPD6_INT_CONTROL__DC_HPD6_INT_POLARITY_MASK;
369 WREG32(mmDC_HPD6_INT_CONTROL, tmp);
370 break;
371 default:
372 break;
373 }
374 }
375
376 /**
377 * dce_v8_0_hpd_init - hpd setup callback.
378 *
379 * @adev: amdgpu_device pointer
380 *
381 * Setup the hpd pins used by the card (evergreen+).
382 * Enable the pin, set the polarity, and enable the hpd interrupts.
383 */
384 static void dce_v8_0_hpd_init(struct amdgpu_device *adev)
385 {
386 struct drm_device *dev = adev->ddev;
387 struct drm_connector *connector;
388 u32 tmp = (0x9c4 << DC_HPD1_CONTROL__DC_HPD1_CONNECTION_TIMER__SHIFT) |
389 (0xfa << DC_HPD1_CONTROL__DC_HPD1_RX_INT_TIMER__SHIFT) |
390 DC_HPD1_CONTROL__DC_HPD1_EN_MASK;
391
392 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
393 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
394
395 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP ||
396 connector->connector_type == DRM_MODE_CONNECTOR_LVDS) {
397 /* don't try to enable hpd on eDP or LVDS avoid breaking the
398 * aux dp channel on imac and help (but not completely fix)
399 * https://bugzilla.redhat.com/show_bug.cgi?id=726143
400 * also avoid interrupt storms during dpms.
401 */
402 continue;
403 }
404 switch (amdgpu_connector->hpd.hpd) {
405 case AMDGPU_HPD_1:
406 WREG32(mmDC_HPD1_CONTROL, tmp);
407 break;
408 case AMDGPU_HPD_2:
409 WREG32(mmDC_HPD2_CONTROL, tmp);
410 break;
411 case AMDGPU_HPD_3:
412 WREG32(mmDC_HPD3_CONTROL, tmp);
413 break;
414 case AMDGPU_HPD_4:
415 WREG32(mmDC_HPD4_CONTROL, tmp);
416 break;
417 case AMDGPU_HPD_5:
418 WREG32(mmDC_HPD5_CONTROL, tmp);
419 break;
420 case AMDGPU_HPD_6:
421 WREG32(mmDC_HPD6_CONTROL, tmp);
422 break;
423 default:
424 break;
425 }
426 dce_v8_0_hpd_set_polarity(adev, amdgpu_connector->hpd.hpd);
427 amdgpu_irq_get(adev, &adev->hpd_irq, amdgpu_connector->hpd.hpd);
428 }
429 }
430
431 /**
432 * dce_v8_0_hpd_fini - hpd tear down callback.
433 *
434 * @adev: amdgpu_device pointer
435 *
436 * Tear down the hpd pins used by the card (evergreen+).
437 * Disable the hpd interrupts.
438 */
439 static void dce_v8_0_hpd_fini(struct amdgpu_device *adev)
440 {
441 struct drm_device *dev = adev->ddev;
442 struct drm_connector *connector;
443
444 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
445 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
446
447 switch (amdgpu_connector->hpd.hpd) {
448 case AMDGPU_HPD_1:
449 WREG32(mmDC_HPD1_CONTROL, 0);
450 break;
451 case AMDGPU_HPD_2:
452 WREG32(mmDC_HPD2_CONTROL, 0);
453 break;
454 case AMDGPU_HPD_3:
455 WREG32(mmDC_HPD3_CONTROL, 0);
456 break;
457 case AMDGPU_HPD_4:
458 WREG32(mmDC_HPD4_CONTROL, 0);
459 break;
460 case AMDGPU_HPD_5:
461 WREG32(mmDC_HPD5_CONTROL, 0);
462 break;
463 case AMDGPU_HPD_6:
464 WREG32(mmDC_HPD6_CONTROL, 0);
465 break;
466 default:
467 break;
468 }
469 amdgpu_irq_put(adev, &adev->hpd_irq, amdgpu_connector->hpd.hpd);
470 }
471 }
472
473 static u32 dce_v8_0_hpd_get_gpio_reg(struct amdgpu_device *adev)
474 {
475 return mmDC_GPIO_HPD_A;
476 }
477
478 static bool dce_v8_0_is_display_hung(struct amdgpu_device *adev)
479 {
480 u32 crtc_hung = 0;
481 u32 crtc_status[6];
482 u32 i, j, tmp;
483
484 for (i = 0; i < adev->mode_info.num_crtc; i++) {
485 if (RREG32(mmCRTC_CONTROL + crtc_offsets[i]) & CRTC_CONTROL__CRTC_MASTER_EN_MASK) {
486 crtc_status[i] = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
487 crtc_hung |= (1 << i);
488 }
489 }
490
491 for (j = 0; j < 10; j++) {
492 for (i = 0; i < adev->mode_info.num_crtc; i++) {
493 if (crtc_hung & (1 << i)) {
494 tmp = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
495 if (tmp != crtc_status[i])
496 crtc_hung &= ~(1 << i);
497 }
498 }
499 if (crtc_hung == 0)
500 return false;
501 udelay(100);
502 }
503
504 return true;
505 }
506
507 static void dce_v8_0_stop_mc_access(struct amdgpu_device *adev,
508 struct amdgpu_mode_mc_save *save)
509 {
510 u32 crtc_enabled, tmp;
511 int i;
512
513 save->vga_render_control = RREG32(mmVGA_RENDER_CONTROL);
514 save->vga_hdp_control = RREG32(mmVGA_HDP_CONTROL);
515
516 /* disable VGA render */
517 tmp = RREG32(mmVGA_RENDER_CONTROL);
518 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
519 WREG32(mmVGA_RENDER_CONTROL, tmp);
520
521 /* blank the display controllers */
522 for (i = 0; i < adev->mode_info.num_crtc; i++) {
523 crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),
524 CRTC_CONTROL, CRTC_MASTER_EN);
525 if (crtc_enabled) {
526 #if 0
527 u32 frame_count;
528 int j;
529
530 save->crtc_enabled[i] = true;
531 tmp = RREG32(mmCRTC_BLANK_CONTROL + crtc_offsets[i]);
532 if (REG_GET_FIELD(tmp, CRTC_BLANK_CONTROL, CRTC_BLANK_DATA_EN) == 0) {
533 amdgpu_display_vblank_wait(adev, i);
534 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1);
535 tmp = REG_SET_FIELD(tmp, CRTC_BLANK_CONTROL, CRTC_BLANK_DATA_EN, 1);
536 WREG32(mmCRTC_BLANK_CONTROL + crtc_offsets[i], tmp);
537 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0);
538 }
539 /* wait for the next frame */
540 frame_count = amdgpu_display_vblank_get_counter(adev, i);
541 for (j = 0; j < adev->usec_timeout; j++) {
542 if (amdgpu_display_vblank_get_counter(adev, i) != frame_count)
543 break;
544 udelay(1);
545 }
546 tmp = RREG32(mmGRPH_UPDATE + crtc_offsets[i]);
547 if (REG_GET_FIELD(tmp, GRPH_UPDATE, GRPH_UPDATE_LOCK) == 0) {
548 tmp = REG_SET_FIELD(tmp, GRPH_UPDATE, GRPH_UPDATE_LOCK, 1);
549 WREG32(mmGRPH_UPDATE + crtc_offsets[i], tmp);
550 }
551 tmp = RREG32(mmMASTER_UPDATE_LOCK + crtc_offsets[i]);
552 if (REG_GET_FIELD(tmp, MASTER_UPDATE_LOCK, MASTER_UPDATE_LOCK) == 0) {
553 tmp = REG_SET_FIELD(tmp, MASTER_UPDATE_LOCK, MASTER_UPDATE_LOCK, 1);
554 WREG32(mmMASTER_UPDATE_LOCK + crtc_offsets[i], tmp);
555 }
556 #else
557 /* XXX this is a hack to avoid strange behavior with EFI on certain systems */
558 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1);
559 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
560 tmp = REG_SET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN, 0);
561 WREG32(mmCRTC_CONTROL + crtc_offsets[i], tmp);
562 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0);
563 save->crtc_enabled[i] = false;
564 /* ***** */
565 #endif
566 } else {
567 save->crtc_enabled[i] = false;
568 }
569 }
570 }
571
572 static void dce_v8_0_resume_mc_access(struct amdgpu_device *adev,
573 struct amdgpu_mode_mc_save *save)
574 {
575 u32 tmp, frame_count;
576 int i, j;
577
578 /* update crtc base addresses */
579 for (i = 0; i < adev->mode_info.num_crtc; i++) {
580 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + crtc_offsets[i],
581 upper_32_bits(adev->mc.vram_start));
582 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH + crtc_offsets[i],
583 upper_32_bits(adev->mc.vram_start));
584 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + crtc_offsets[i],
585 (u32)adev->mc.vram_start);
586 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + crtc_offsets[i],
587 (u32)adev->mc.vram_start);
588
589 if (save->crtc_enabled[i]) {
590 tmp = RREG32(mmMASTER_UPDATE_MODE + crtc_offsets[i]);
591 if (REG_GET_FIELD(tmp, MASTER_UPDATE_MODE, MASTER_UPDATE_MODE) != 3) {
592 tmp = REG_SET_FIELD(tmp, MASTER_UPDATE_MODE, MASTER_UPDATE_MODE, 3);
593 WREG32(mmMASTER_UPDATE_MODE + crtc_offsets[i], tmp);
594 }
595 tmp = RREG32(mmGRPH_UPDATE + crtc_offsets[i]);
596 if (REG_GET_FIELD(tmp, GRPH_UPDATE, GRPH_UPDATE_LOCK)) {
597 tmp = REG_SET_FIELD(tmp, GRPH_UPDATE, GRPH_UPDATE_LOCK, 0);
598 WREG32(mmGRPH_UPDATE + crtc_offsets[i], tmp);
599 }
600 tmp = RREG32(mmMASTER_UPDATE_LOCK + crtc_offsets[i]);
601 if (REG_GET_FIELD(tmp, MASTER_UPDATE_LOCK, MASTER_UPDATE_LOCK)) {
602 tmp = REG_SET_FIELD(tmp, MASTER_UPDATE_LOCK, MASTER_UPDATE_LOCK, 0);
603 WREG32(mmMASTER_UPDATE_LOCK + crtc_offsets[i], tmp);
604 }
605 for (j = 0; j < adev->usec_timeout; j++) {
606 tmp = RREG32(mmGRPH_UPDATE + crtc_offsets[i]);
607 if (REG_GET_FIELD(tmp, GRPH_UPDATE, GRPH_SURFACE_UPDATE_PENDING) == 0)
608 break;
609 udelay(1);
610 }
611 tmp = RREG32(mmCRTC_BLANK_CONTROL + crtc_offsets[i]);
612 tmp = REG_SET_FIELD(tmp, CRTC_BLANK_CONTROL, CRTC_BLANK_DATA_EN, 0);
613 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1);
614 WREG32(mmCRTC_BLANK_CONTROL + crtc_offsets[i], tmp);
615 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0);
616 /* wait for the next frame */
617 frame_count = amdgpu_display_vblank_get_counter(adev, i);
618 for (j = 0; j < adev->usec_timeout; j++) {
619 if (amdgpu_display_vblank_get_counter(adev, i) != frame_count)
620 break;
621 udelay(1);
622 }
623 }
624 }
625
626 WREG32(mmVGA_MEMORY_BASE_ADDRESS_HIGH, upper_32_bits(adev->mc.vram_start));
627 WREG32(mmVGA_MEMORY_BASE_ADDRESS, lower_32_bits(adev->mc.vram_start));
628
629 /* Unlock vga access */
630 WREG32(mmVGA_HDP_CONTROL, save->vga_hdp_control);
631 mdelay(1);
632 WREG32(mmVGA_RENDER_CONTROL, save->vga_render_control);
633 }
634
635 static void dce_v8_0_set_vga_render_state(struct amdgpu_device *adev,
636 bool render)
637 {
638 u32 tmp;
639
640 /* Lockout access through VGA aperture*/
641 tmp = RREG32(mmVGA_HDP_CONTROL);
642 if (render)
643 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);
644 else
645 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
646 WREG32(mmVGA_HDP_CONTROL, tmp);
647
648 /* disable VGA render */
649 tmp = RREG32(mmVGA_RENDER_CONTROL);
650 if (render)
651 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1);
652 else
653 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
654 WREG32(mmVGA_RENDER_CONTROL, tmp);
655 }
656
657 static void dce_v8_0_program_fmt(struct drm_encoder *encoder)
658 {
659 struct drm_device *dev = encoder->dev;
660 struct amdgpu_device *adev = dev->dev_private;
661 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
662 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
663 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
664 int bpc = 0;
665 u32 tmp = 0;
666 enum amdgpu_connector_dither dither = AMDGPU_FMT_DITHER_DISABLE;
667
668 if (connector) {
669 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
670 bpc = amdgpu_connector_get_monitor_bpc(connector);
671 dither = amdgpu_connector->dither;
672 }
673
674 /* LVDS/eDP FMT is set up by atom */
675 if (amdgpu_encoder->devices & ATOM_DEVICE_LCD_SUPPORT)
676 return;
677
678 /* not needed for analog */
679 if ((amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1) ||
680 (amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2))
681 return;
682
683 if (bpc == 0)
684 return;
685
686 switch (bpc) {
687 case 6:
688 if (dither == AMDGPU_FMT_DITHER_ENABLE)
689 /* XXX sort out optimal dither settings */
690 tmp |= (FMT_BIT_DEPTH_CONTROL__FMT_FRAME_RANDOM_ENABLE_MASK |
691 FMT_BIT_DEPTH_CONTROL__FMT_HIGHPASS_RANDOM_ENABLE_MASK |
692 FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_EN_MASK |
693 (0 << FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH__SHIFT));
694 else
695 tmp |= (FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_EN_MASK |
696 (0 << FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH__SHIFT));
697 break;
698 case 8:
699 if (dither == AMDGPU_FMT_DITHER_ENABLE)
700 /* XXX sort out optimal dither settings */
701 tmp |= (FMT_BIT_DEPTH_CONTROL__FMT_FRAME_RANDOM_ENABLE_MASK |
702 FMT_BIT_DEPTH_CONTROL__FMT_HIGHPASS_RANDOM_ENABLE_MASK |
703 FMT_BIT_DEPTH_CONTROL__FMT_RGB_RANDOM_ENABLE_MASK |
704 FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_EN_MASK |
705 (1 << FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH__SHIFT));
706 else
707 tmp |= (FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_EN_MASK |
708 (1 << FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH__SHIFT));
709 break;
710 case 10:
711 if (dither == AMDGPU_FMT_DITHER_ENABLE)
712 /* XXX sort out optimal dither settings */
713 tmp |= (FMT_BIT_DEPTH_CONTROL__FMT_FRAME_RANDOM_ENABLE_MASK |
714 FMT_BIT_DEPTH_CONTROL__FMT_HIGHPASS_RANDOM_ENABLE_MASK |
715 FMT_BIT_DEPTH_CONTROL__FMT_RGB_RANDOM_ENABLE_MASK |
716 FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_EN_MASK |
717 (2 << FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH__SHIFT));
718 else
719 tmp |= (FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_EN_MASK |
720 (2 << FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH__SHIFT));
721 break;
722 default:
723 /* not needed */
724 break;
725 }
726
727 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
728 }
729
730
731 /* display watermark setup */
732 /**
733 * dce_v8_0_line_buffer_adjust - Set up the line buffer
734 *
735 * @adev: amdgpu_device pointer
736 * @amdgpu_crtc: the selected display controller
737 * @mode: the current display mode on the selected display
738 * controller
739 *
740 * Setup up the line buffer allocation for
741 * the selected display controller (CIK).
742 * Returns the line buffer size in pixels.
743 */
744 static u32 dce_v8_0_line_buffer_adjust(struct amdgpu_device *adev,
745 struct amdgpu_crtc *amdgpu_crtc,
746 struct drm_display_mode *mode)
747 {
748 u32 tmp, buffer_alloc, i;
749 u32 pipe_offset = amdgpu_crtc->crtc_id * 0x8;
750 /*
751 * Line Buffer Setup
752 * There are 6 line buffers, one for each display controllers.
753 * There are 3 partitions per LB. Select the number of partitions
754 * to enable based on the display width. For display widths larger
755 * than 4096, you need use to use 2 display controllers and combine
756 * them using the stereo blender.
757 */
758 if (amdgpu_crtc->base.enabled && mode) {
759 if (mode->crtc_hdisplay < 1920) {
760 tmp = 1;
761 buffer_alloc = 2;
762 } else if (mode->crtc_hdisplay < 2560) {
763 tmp = 2;
764 buffer_alloc = 2;
765 } else if (mode->crtc_hdisplay < 4096) {
766 tmp = 0;
767 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
768 } else {
769 DRM_DEBUG_KMS("Mode too big for LB!\n");
770 tmp = 0;
771 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
772 }
773 } else {
774 tmp = 1;
775 buffer_alloc = 0;
776 }
777
778 WREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset,
779 (tmp << LB_MEMORY_CTRL__LB_MEMORY_CONFIG__SHIFT) |
780 (0x6B0 << LB_MEMORY_CTRL__LB_MEMORY_SIZE__SHIFT));
781
782 WREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset,
783 (buffer_alloc << PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED__SHIFT));
784 for (i = 0; i < adev->usec_timeout; i++) {
785 if (RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset) &
786 PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK)
787 break;
788 udelay(1);
789 }
790
791 if (amdgpu_crtc->base.enabled && mode) {
792 switch (tmp) {
793 case 0:
794 default:
795 return 4096 * 2;
796 case 1:
797 return 1920 * 2;
798 case 2:
799 return 2560 * 2;
800 }
801 }
802
803 /* controller not enabled, so no lb used */
804 return 0;
805 }
806
807 /**
808 * cik_get_number_of_dram_channels - get the number of dram channels
809 *
810 * @adev: amdgpu_device pointer
811 *
812 * Look up the number of video ram channels (CIK).
813 * Used for display watermark bandwidth calculations
814 * Returns the number of dram channels
815 */
816 static u32 cik_get_number_of_dram_channels(struct amdgpu_device *adev)
817 {
818 u32 tmp = RREG32(mmMC_SHARED_CHMAP);
819
820 switch ((tmp & MC_SHARED_CHMAP__NOOFCHAN_MASK) >> MC_SHARED_CHMAP__NOOFCHAN__SHIFT) {
821 case 0:
822 default:
823 return 1;
824 case 1:
825 return 2;
826 case 2:
827 return 4;
828 case 3:
829 return 8;
830 case 4:
831 return 3;
832 case 5:
833 return 6;
834 case 6:
835 return 10;
836 case 7:
837 return 12;
838 case 8:
839 return 16;
840 }
841 }
842
843 struct dce8_wm_params {
844 u32 dram_channels; /* number of dram channels */
845 u32 yclk; /* bandwidth per dram data pin in kHz */
846 u32 sclk; /* engine clock in kHz */
847 u32 disp_clk; /* display clock in kHz */
848 u32 src_width; /* viewport width */
849 u32 active_time; /* active display time in ns */
850 u32 blank_time; /* blank time in ns */
851 bool interlaced; /* mode is interlaced */
852 fixed20_12 vsc; /* vertical scale ratio */
853 u32 num_heads; /* number of active crtcs */
854 u32 bytes_per_pixel; /* bytes per pixel display + overlay */
855 u32 lb_size; /* line buffer allocated to pipe */
856 u32 vtaps; /* vertical scaler taps */
857 };
858
859 /**
860 * dce_v8_0_dram_bandwidth - get the dram bandwidth
861 *
862 * @wm: watermark calculation data
863 *
864 * Calculate the raw dram bandwidth (CIK).
865 * Used for display watermark bandwidth calculations
866 * Returns the dram bandwidth in MBytes/s
867 */
868 static u32 dce_v8_0_dram_bandwidth(struct dce8_wm_params *wm)
869 {
870 /* Calculate raw DRAM Bandwidth */
871 fixed20_12 dram_efficiency; /* 0.7 */
872 fixed20_12 yclk, dram_channels, bandwidth;
873 fixed20_12 a;
874
875 a.full = dfixed_const(1000);
876 yclk.full = dfixed_const(wm->yclk);
877 yclk.full = dfixed_div(yclk, a);
878 dram_channels.full = dfixed_const(wm->dram_channels * 4);
879 a.full = dfixed_const(10);
880 dram_efficiency.full = dfixed_const(7);
881 dram_efficiency.full = dfixed_div(dram_efficiency, a);
882 bandwidth.full = dfixed_mul(dram_channels, yclk);
883 bandwidth.full = dfixed_mul(bandwidth, dram_efficiency);
884
885 return dfixed_trunc(bandwidth);
886 }
887
888 /**
889 * dce_v8_0_dram_bandwidth_for_display - get the dram bandwidth for display
890 *
891 * @wm: watermark calculation data
892 *
893 * Calculate the dram bandwidth used for display (CIK).
894 * Used for display watermark bandwidth calculations
895 * Returns the dram bandwidth for display in MBytes/s
896 */
897 static u32 dce_v8_0_dram_bandwidth_for_display(struct dce8_wm_params *wm)
898 {
899 /* Calculate DRAM Bandwidth and the part allocated to display. */
900 fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */
901 fixed20_12 yclk, dram_channels, bandwidth;
902 fixed20_12 a;
903
904 a.full = dfixed_const(1000);
905 yclk.full = dfixed_const(wm->yclk);
906 yclk.full = dfixed_div(yclk, a);
907 dram_channels.full = dfixed_const(wm->dram_channels * 4);
908 a.full = dfixed_const(10);
909 disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */
910 disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a);
911 bandwidth.full = dfixed_mul(dram_channels, yclk);
912 bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation);
913
914 return dfixed_trunc(bandwidth);
915 }
916
917 /**
918 * dce_v8_0_data_return_bandwidth - get the data return bandwidth
919 *
920 * @wm: watermark calculation data
921 *
922 * Calculate the data return bandwidth used for display (CIK).
923 * Used for display watermark bandwidth calculations
924 * Returns the data return bandwidth in MBytes/s
925 */
926 static u32 dce_v8_0_data_return_bandwidth(struct dce8_wm_params *wm)
927 {
928 /* Calculate the display Data return Bandwidth */
929 fixed20_12 return_efficiency; /* 0.8 */
930 fixed20_12 sclk, bandwidth;
931 fixed20_12 a;
932
933 a.full = dfixed_const(1000);
934 sclk.full = dfixed_const(wm->sclk);
935 sclk.full = dfixed_div(sclk, a);
936 a.full = dfixed_const(10);
937 return_efficiency.full = dfixed_const(8);
938 return_efficiency.full = dfixed_div(return_efficiency, a);
939 a.full = dfixed_const(32);
940 bandwidth.full = dfixed_mul(a, sclk);
941 bandwidth.full = dfixed_mul(bandwidth, return_efficiency);
942
943 return dfixed_trunc(bandwidth);
944 }
945
946 /**
947 * dce_v8_0_dmif_request_bandwidth - get the dmif bandwidth
948 *
949 * @wm: watermark calculation data
950 *
951 * Calculate the dmif bandwidth used for display (CIK).
952 * Used for display watermark bandwidth calculations
953 * Returns the dmif bandwidth in MBytes/s
954 */
955 static u32 dce_v8_0_dmif_request_bandwidth(struct dce8_wm_params *wm)
956 {
957 /* Calculate the DMIF Request Bandwidth */
958 fixed20_12 disp_clk_request_efficiency; /* 0.8 */
959 fixed20_12 disp_clk, bandwidth;
960 fixed20_12 a, b;
961
962 a.full = dfixed_const(1000);
963 disp_clk.full = dfixed_const(wm->disp_clk);
964 disp_clk.full = dfixed_div(disp_clk, a);
965 a.full = dfixed_const(32);
966 b.full = dfixed_mul(a, disp_clk);
967
968 a.full = dfixed_const(10);
969 disp_clk_request_efficiency.full = dfixed_const(8);
970 disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a);
971
972 bandwidth.full = dfixed_mul(b, disp_clk_request_efficiency);
973
974 return dfixed_trunc(bandwidth);
975 }
976
977 /**
978 * dce_v8_0_available_bandwidth - get the min available bandwidth
979 *
980 * @wm: watermark calculation data
981 *
982 * Calculate the min available bandwidth used for display (CIK).
983 * Used for display watermark bandwidth calculations
984 * Returns the min available bandwidth in MBytes/s
985 */
986 static u32 dce_v8_0_available_bandwidth(struct dce8_wm_params *wm)
987 {
988 /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */
989 u32 dram_bandwidth = dce_v8_0_dram_bandwidth(wm);
990 u32 data_return_bandwidth = dce_v8_0_data_return_bandwidth(wm);
991 u32 dmif_req_bandwidth = dce_v8_0_dmif_request_bandwidth(wm);
992
993 return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth));
994 }
995
996 /**
997 * dce_v8_0_average_bandwidth - get the average available bandwidth
998 *
999 * @wm: watermark calculation data
1000 *
1001 * Calculate the average available bandwidth used for display (CIK).
1002 * Used for display watermark bandwidth calculations
1003 * Returns the average available bandwidth in MBytes/s
1004 */
1005 static u32 dce_v8_0_average_bandwidth(struct dce8_wm_params *wm)
1006 {
1007 /* Calculate the display mode Average Bandwidth
1008 * DisplayMode should contain the source and destination dimensions,
1009 * timing, etc.
1010 */
1011 fixed20_12 bpp;
1012 fixed20_12 line_time;
1013 fixed20_12 src_width;
1014 fixed20_12 bandwidth;
1015 fixed20_12 a;
1016
1017 a.full = dfixed_const(1000);
1018 line_time.full = dfixed_const(wm->active_time + wm->blank_time);
1019 line_time.full = dfixed_div(line_time, a);
1020 bpp.full = dfixed_const(wm->bytes_per_pixel);
1021 src_width.full = dfixed_const(wm->src_width);
1022 bandwidth.full = dfixed_mul(src_width, bpp);
1023 bandwidth.full = dfixed_mul(bandwidth, wm->vsc);
1024 bandwidth.full = dfixed_div(bandwidth, line_time);
1025
1026 return dfixed_trunc(bandwidth);
1027 }
1028
1029 /**
1030 * dce_v8_0_latency_watermark - get the latency watermark
1031 *
1032 * @wm: watermark calculation data
1033 *
1034 * Calculate the latency watermark (CIK).
1035 * Used for display watermark bandwidth calculations
1036 * Returns the latency watermark in ns
1037 */
1038 static u32 dce_v8_0_latency_watermark(struct dce8_wm_params *wm)
1039 {
1040 /* First calculate the latency in ns */
1041 u32 mc_latency = 2000; /* 2000 ns. */
1042 u32 available_bandwidth = dce_v8_0_available_bandwidth(wm);
1043 u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth;
1044 u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth;
1045 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */
1046 u32 other_heads_data_return_time = ((wm->num_heads + 1) * worst_chunk_return_time) +
1047 (wm->num_heads * cursor_line_pair_return_time);
1048 u32 latency = mc_latency + other_heads_data_return_time + dc_latency;
1049 u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time;
1050 u32 tmp, dmif_size = 12288;
1051 fixed20_12 a, b, c;
1052
1053 if (wm->num_heads == 0)
1054 return 0;
1055
1056 a.full = dfixed_const(2);
1057 b.full = dfixed_const(1);
1058 if ((wm->vsc.full > a.full) ||
1059 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) ||
1060 (wm->vtaps >= 5) ||
1061 ((wm->vsc.full >= a.full) && wm->interlaced))
1062 max_src_lines_per_dst_line = 4;
1063 else
1064 max_src_lines_per_dst_line = 2;
1065
1066 a.full = dfixed_const(available_bandwidth);
1067 b.full = dfixed_const(wm->num_heads);
1068 a.full = dfixed_div(a, b);
1069
1070 b.full = dfixed_const(mc_latency + 512);
1071 c.full = dfixed_const(wm->disp_clk);
1072 b.full = dfixed_div(b, c);
1073
1074 c.full = dfixed_const(dmif_size);
1075 b.full = dfixed_div(c, b);
1076
1077 tmp = min(dfixed_trunc(a), dfixed_trunc(b));
1078
1079 b.full = dfixed_const(1000);
1080 c.full = dfixed_const(wm->disp_clk);
1081 b.full = dfixed_div(c, b);
1082 c.full = dfixed_const(wm->bytes_per_pixel);
1083 b.full = dfixed_mul(b, c);
1084
1085 lb_fill_bw = min(tmp, dfixed_trunc(b));
1086
1087 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
1088 b.full = dfixed_const(1000);
1089 c.full = dfixed_const(lb_fill_bw);
1090 b.full = dfixed_div(c, b);
1091 a.full = dfixed_div(a, b);
1092 line_fill_time = dfixed_trunc(a);
1093
1094 if (line_fill_time < wm->active_time)
1095 return latency;
1096 else
1097 return latency + (line_fill_time - wm->active_time);
1098
1099 }
1100
1101 /**
1102 * dce_v8_0_average_bandwidth_vs_dram_bandwidth_for_display - check
1103 * average and available dram bandwidth
1104 *
1105 * @wm: watermark calculation data
1106 *
1107 * Check if the display average bandwidth fits in the display
1108 * dram bandwidth (CIK).
1109 * Used for display watermark bandwidth calculations
1110 * Returns true if the display fits, false if not.
1111 */
1112 static bool dce_v8_0_average_bandwidth_vs_dram_bandwidth_for_display(struct dce8_wm_params *wm)
1113 {
1114 if (dce_v8_0_average_bandwidth(wm) <=
1115 (dce_v8_0_dram_bandwidth_for_display(wm) / wm->num_heads))
1116 return true;
1117 else
1118 return false;
1119 }
1120
1121 /**
1122 * dce_v8_0_average_bandwidth_vs_available_bandwidth - check
1123 * average and available bandwidth
1124 *
1125 * @wm: watermark calculation data
1126 *
1127 * Check if the display average bandwidth fits in the display
1128 * available bandwidth (CIK).
1129 * Used for display watermark bandwidth calculations
1130 * Returns true if the display fits, false if not.
1131 */
1132 static bool dce_v8_0_average_bandwidth_vs_available_bandwidth(struct dce8_wm_params *wm)
1133 {
1134 if (dce_v8_0_average_bandwidth(wm) <=
1135 (dce_v8_0_available_bandwidth(wm) / wm->num_heads))
1136 return true;
1137 else
1138 return false;
1139 }
1140
1141 /**
1142 * dce_v8_0_check_latency_hiding - check latency hiding
1143 *
1144 * @wm: watermark calculation data
1145 *
1146 * Check latency hiding (CIK).
1147 * Used for display watermark bandwidth calculations
1148 * Returns true if the display fits, false if not.
1149 */
1150 static bool dce_v8_0_check_latency_hiding(struct dce8_wm_params *wm)
1151 {
1152 u32 lb_partitions = wm->lb_size / wm->src_width;
1153 u32 line_time = wm->active_time + wm->blank_time;
1154 u32 latency_tolerant_lines;
1155 u32 latency_hiding;
1156 fixed20_12 a;
1157
1158 a.full = dfixed_const(1);
1159 if (wm->vsc.full > a.full)
1160 latency_tolerant_lines = 1;
1161 else {
1162 if (lb_partitions <= (wm->vtaps + 1))
1163 latency_tolerant_lines = 1;
1164 else
1165 latency_tolerant_lines = 2;
1166 }
1167
1168 latency_hiding = (latency_tolerant_lines * line_time + wm->blank_time);
1169
1170 if (dce_v8_0_latency_watermark(wm) <= latency_hiding)
1171 return true;
1172 else
1173 return false;
1174 }
1175
1176 /**
1177 * dce_v8_0_program_watermarks - program display watermarks
1178 *
1179 * @adev: amdgpu_device pointer
1180 * @amdgpu_crtc: the selected display controller
1181 * @lb_size: line buffer size
1182 * @num_heads: number of display controllers in use
1183 *
1184 * Calculate and program the display watermarks for the
1185 * selected display controller (CIK).
1186 */
1187 static void dce_v8_0_program_watermarks(struct amdgpu_device *adev,
1188 struct amdgpu_crtc *amdgpu_crtc,
1189 u32 lb_size, u32 num_heads)
1190 {
1191 struct drm_display_mode *mode = &amdgpu_crtc->base.mode;
1192 struct dce8_wm_params wm_low, wm_high;
1193 u32 pixel_period;
1194 u32 line_time = 0;
1195 u32 latency_watermark_a = 0, latency_watermark_b = 0;
1196 u32 tmp, wm_mask, lb_vblank_lead_lines = 0;
1197
1198 if (amdgpu_crtc->base.enabled && num_heads && mode) {
1199 pixel_period = 1000000 / (u32)mode->clock;
1200 line_time = min((u32)mode->crtc_htotal * pixel_period, (u32)65535);
1201
1202 /* watermark for high clocks */
1203 if (adev->pm.dpm_enabled) {
1204 wm_high.yclk =
1205 amdgpu_dpm_get_mclk(adev, false) * 10;
1206 wm_high.sclk =
1207 amdgpu_dpm_get_sclk(adev, false) * 10;
1208 } else {
1209 wm_high.yclk = adev->pm.current_mclk * 10;
1210 wm_high.sclk = adev->pm.current_sclk * 10;
1211 }
1212
1213 wm_high.disp_clk = mode->clock;
1214 wm_high.src_width = mode->crtc_hdisplay;
1215 wm_high.active_time = mode->crtc_hdisplay * pixel_period;
1216 wm_high.blank_time = line_time - wm_high.active_time;
1217 wm_high.interlaced = false;
1218 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1219 wm_high.interlaced = true;
1220 wm_high.vsc = amdgpu_crtc->vsc;
1221 wm_high.vtaps = 1;
1222 if (amdgpu_crtc->rmx_type != RMX_OFF)
1223 wm_high.vtaps = 2;
1224 wm_high.bytes_per_pixel = 4; /* XXX: get this from fb config */
1225 wm_high.lb_size = lb_size;
1226 wm_high.dram_channels = cik_get_number_of_dram_channels(adev);
1227 wm_high.num_heads = num_heads;
1228
1229 /* set for high clocks */
1230 latency_watermark_a = min(dce_v8_0_latency_watermark(&wm_high), (u32)65535);
1231
1232 /* possibly force display priority to high */
1233 /* should really do this at mode validation time... */
1234 if (!dce_v8_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_high) ||
1235 !dce_v8_0_average_bandwidth_vs_available_bandwidth(&wm_high) ||
1236 !dce_v8_0_check_latency_hiding(&wm_high) ||
1237 (adev->mode_info.disp_priority == 2)) {
1238 DRM_DEBUG_KMS("force priority to high\n");
1239 }
1240
1241 /* watermark for low clocks */
1242 if (adev->pm.dpm_enabled) {
1243 wm_low.yclk =
1244 amdgpu_dpm_get_mclk(adev, true) * 10;
1245 wm_low.sclk =
1246 amdgpu_dpm_get_sclk(adev, true) * 10;
1247 } else {
1248 wm_low.yclk = adev->pm.current_mclk * 10;
1249 wm_low.sclk = adev->pm.current_sclk * 10;
1250 }
1251
1252 wm_low.disp_clk = mode->clock;
1253 wm_low.src_width = mode->crtc_hdisplay;
1254 wm_low.active_time = mode->crtc_hdisplay * pixel_period;
1255 wm_low.blank_time = line_time - wm_low.active_time;
1256 wm_low.interlaced = false;
1257 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1258 wm_low.interlaced = true;
1259 wm_low.vsc = amdgpu_crtc->vsc;
1260 wm_low.vtaps = 1;
1261 if (amdgpu_crtc->rmx_type != RMX_OFF)
1262 wm_low.vtaps = 2;
1263 wm_low.bytes_per_pixel = 4; /* XXX: get this from fb config */
1264 wm_low.lb_size = lb_size;
1265 wm_low.dram_channels = cik_get_number_of_dram_channels(adev);
1266 wm_low.num_heads = num_heads;
1267
1268 /* set for low clocks */
1269 latency_watermark_b = min(dce_v8_0_latency_watermark(&wm_low), (u32)65535);
1270
1271 /* possibly force display priority to high */
1272 /* should really do this at mode validation time... */
1273 if (!dce_v8_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_low) ||
1274 !dce_v8_0_average_bandwidth_vs_available_bandwidth(&wm_low) ||
1275 !dce_v8_0_check_latency_hiding(&wm_low) ||
1276 (adev->mode_info.disp_priority == 2)) {
1277 DRM_DEBUG_KMS("force priority to high\n");
1278 }
1279 lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode->crtc_hdisplay);
1280 }
1281
1282 /* select wm A */
1283 wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset);
1284 tmp = wm_mask;
1285 tmp &= ~(3 << DPG_WATERMARK_MASK_CONTROL__URGENCY_WATERMARK_MASK__SHIFT);
1286 tmp |= (1 << DPG_WATERMARK_MASK_CONTROL__URGENCY_WATERMARK_MASK__SHIFT);
1287 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1288 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset,
1289 ((latency_watermark_a << DPG_PIPE_URGENCY_CONTROL__URGENCY_LOW_WATERMARK__SHIFT) |
1290 (line_time << DPG_PIPE_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK__SHIFT)));
1291 /* select wm B */
1292 tmp = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset);
1293 tmp &= ~(3 << DPG_WATERMARK_MASK_CONTROL__URGENCY_WATERMARK_MASK__SHIFT);
1294 tmp |= (2 << DPG_WATERMARK_MASK_CONTROL__URGENCY_WATERMARK_MASK__SHIFT);
1295 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1296 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset,
1297 ((latency_watermark_b << DPG_PIPE_URGENCY_CONTROL__URGENCY_LOW_WATERMARK__SHIFT) |
1298 (line_time << DPG_PIPE_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK__SHIFT)));
1299 /* restore original selection */
1300 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, wm_mask);
1301
1302 /* save values for DPM */
1303 amdgpu_crtc->line_time = line_time;
1304 amdgpu_crtc->wm_high = latency_watermark_a;
1305 amdgpu_crtc->wm_low = latency_watermark_b;
1306 /* Save number of lines the linebuffer leads before the scanout */
1307 amdgpu_crtc->lb_vblank_lead_lines = lb_vblank_lead_lines;
1308 }
1309
1310 /**
1311 * dce_v8_0_bandwidth_update - program display watermarks
1312 *
1313 * @adev: amdgpu_device pointer
1314 *
1315 * Calculate and program the display watermarks and line
1316 * buffer allocation (CIK).
1317 */
1318 static void dce_v8_0_bandwidth_update(struct amdgpu_device *adev)
1319 {
1320 struct drm_display_mode *mode = NULL;
1321 u32 num_heads = 0, lb_size;
1322 int i;
1323
1324 amdgpu_update_display_priority(adev);
1325
1326 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1327 if (adev->mode_info.crtcs[i]->base.enabled)
1328 num_heads++;
1329 }
1330 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1331 mode = &adev->mode_info.crtcs[i]->base.mode;
1332 lb_size = dce_v8_0_line_buffer_adjust(adev, adev->mode_info.crtcs[i], mode);
1333 dce_v8_0_program_watermarks(adev, adev->mode_info.crtcs[i],
1334 lb_size, num_heads);
1335 }
1336 }
1337
1338 static void dce_v8_0_audio_get_connected_pins(struct amdgpu_device *adev)
1339 {
1340 int i;
1341 u32 offset, tmp;
1342
1343 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1344 offset = adev->mode_info.audio.pin[i].offset;
1345 tmp = RREG32_AUDIO_ENDPT(offset,
1346 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT);
1347 if (((tmp &
1348 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK) >>
1349 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT) == 1)
1350 adev->mode_info.audio.pin[i].connected = false;
1351 else
1352 adev->mode_info.audio.pin[i].connected = true;
1353 }
1354 }
1355
1356 static struct amdgpu_audio_pin *dce_v8_0_audio_get_pin(struct amdgpu_device *adev)
1357 {
1358 int i;
1359
1360 dce_v8_0_audio_get_connected_pins(adev);
1361
1362 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1363 if (adev->mode_info.audio.pin[i].connected)
1364 return &adev->mode_info.audio.pin[i];
1365 }
1366 DRM_ERROR("No connected audio pins found!\n");
1367 return NULL;
1368 }
1369
1370 static void dce_v8_0_afmt_audio_select_pin(struct drm_encoder *encoder)
1371 {
1372 struct amdgpu_device *adev = encoder->dev->dev_private;
1373 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1374 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1375 u32 offset;
1376
1377 if (!dig || !dig->afmt || !dig->afmt->pin)
1378 return;
1379
1380 offset = dig->afmt->offset;
1381
1382 WREG32(mmAFMT_AUDIO_SRC_CONTROL + offset,
1383 (dig->afmt->pin->id << AFMT_AUDIO_SRC_CONTROL__AFMT_AUDIO_SRC_SELECT__SHIFT));
1384 }
1385
1386 static void dce_v8_0_audio_write_latency_fields(struct drm_encoder *encoder,
1387 struct drm_display_mode *mode)
1388 {
1389 struct amdgpu_device *adev = encoder->dev->dev_private;
1390 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1391 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1392 struct drm_connector *connector;
1393 struct amdgpu_connector *amdgpu_connector = NULL;
1394 u32 tmp = 0, offset;
1395
1396 if (!dig || !dig->afmt || !dig->afmt->pin)
1397 return;
1398
1399 offset = dig->afmt->pin->offset;
1400
1401 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
1402 if (connector->encoder == encoder) {
1403 amdgpu_connector = to_amdgpu_connector(connector);
1404 break;
1405 }
1406 }
1407
1408 if (!amdgpu_connector) {
1409 DRM_ERROR("Couldn't find encoder's connector\n");
1410 return;
1411 }
1412
1413 if (mode->flags & DRM_MODE_FLAG_INTERLACE) {
1414 if (connector->latency_present[1])
1415 tmp =
1416 (connector->video_latency[1] <<
1417 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__VIDEO_LIPSYNC__SHIFT) |
1418 (connector->audio_latency[1] <<
1419 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__AUDIO_LIPSYNC__SHIFT);
1420 else
1421 tmp =
1422 (0 <<
1423 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__VIDEO_LIPSYNC__SHIFT) |
1424 (0 <<
1425 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__AUDIO_LIPSYNC__SHIFT);
1426 } else {
1427 if (connector->latency_present[0])
1428 tmp =
1429 (connector->video_latency[0] <<
1430 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__VIDEO_LIPSYNC__SHIFT) |
1431 (connector->audio_latency[0] <<
1432 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__AUDIO_LIPSYNC__SHIFT);
1433 else
1434 tmp =
1435 (0 <<
1436 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__VIDEO_LIPSYNC__SHIFT) |
1437 (0 <<
1438 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__AUDIO_LIPSYNC__SHIFT);
1439
1440 }
1441 WREG32_AUDIO_ENDPT(offset, ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC, tmp);
1442 }
1443
1444 static void dce_v8_0_audio_write_speaker_allocation(struct drm_encoder *encoder)
1445 {
1446 struct amdgpu_device *adev = encoder->dev->dev_private;
1447 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1448 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1449 struct drm_connector *connector;
1450 struct amdgpu_connector *amdgpu_connector = NULL;
1451 u32 offset, tmp;
1452 u8 *sadb = NULL;
1453 int sad_count;
1454
1455 if (!dig || !dig->afmt || !dig->afmt->pin)
1456 return;
1457
1458 offset = dig->afmt->pin->offset;
1459
1460 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
1461 if (connector->encoder == encoder) {
1462 amdgpu_connector = to_amdgpu_connector(connector);
1463 break;
1464 }
1465 }
1466
1467 if (!amdgpu_connector) {
1468 DRM_ERROR("Couldn't find encoder's connector\n");
1469 return;
1470 }
1471
1472 sad_count = drm_edid_to_speaker_allocation(amdgpu_connector_edid(connector), &sadb);
1473 if (sad_count < 0) {
1474 DRM_ERROR("Couldn't read Speaker Allocation Data Block: %d\n", sad_count);
1475 sad_count = 0;
1476 }
1477
1478 /* program the speaker allocation */
1479 tmp = RREG32_AUDIO_ENDPT(offset, ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER);
1480 tmp &= ~(AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__DP_CONNECTION_MASK |
1481 AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__SPEAKER_ALLOCATION_MASK);
1482 /* set HDMI mode */
1483 tmp |= AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__HDMI_CONNECTION_MASK;
1484 if (sad_count)
1485 tmp |= (sadb[0] << AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__SPEAKER_ALLOCATION__SHIFT);
1486 else
1487 tmp |= (5 << AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__SPEAKER_ALLOCATION__SHIFT); /* stereo */
1488 WREG32_AUDIO_ENDPT(offset, ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER, tmp);
1489
1490 kfree(sadb);
1491 }
1492
1493 static void dce_v8_0_audio_write_sad_regs(struct drm_encoder *encoder)
1494 {
1495 struct amdgpu_device *adev = encoder->dev->dev_private;
1496 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1497 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1498 u32 offset;
1499 struct drm_connector *connector;
1500 struct amdgpu_connector *amdgpu_connector = NULL;
1501 struct cea_sad *sads;
1502 int i, sad_count;
1503
1504 static const u16 eld_reg_to_type[][2] = {
1505 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
1506 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
1507 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
1508 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
1509 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
1510 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
1511 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
1512 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
1513 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
1514 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
1515 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
1516 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
1517 };
1518
1519 if (!dig || !dig->afmt || !dig->afmt->pin)
1520 return;
1521
1522 offset = dig->afmt->pin->offset;
1523
1524 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
1525 if (connector->encoder == encoder) {
1526 amdgpu_connector = to_amdgpu_connector(connector);
1527 break;
1528 }
1529 }
1530
1531 if (!amdgpu_connector) {
1532 DRM_ERROR("Couldn't find encoder's connector\n");
1533 return;
1534 }
1535
1536 sad_count = drm_edid_to_sad(amdgpu_connector_edid(connector), &sads);
1537 if (sad_count <= 0) {
1538 DRM_ERROR("Couldn't read SADs: %d\n", sad_count);
1539 return;
1540 }
1541 BUG_ON(!sads);
1542
1543 for (i = 0; i < ARRAY_SIZE(eld_reg_to_type); i++) {
1544 u32 value = 0;
1545 u8 stereo_freqs = 0;
1546 int max_channels = -1;
1547 int j;
1548
1549 for (j = 0; j < sad_count; j++) {
1550 struct cea_sad *sad = &sads[j];
1551
1552 if (sad->format == eld_reg_to_type[i][1]) {
1553 if (sad->channels > max_channels) {
1554 value = (sad->channels <<
1555 AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__MAX_CHANNELS__SHIFT) |
1556 (sad->byte2 <<
1557 AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__DESCRIPTOR_BYTE_2__SHIFT) |
1558 (sad->freq <<
1559 AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES__SHIFT);
1560 max_channels = sad->channels;
1561 }
1562
1563 if (sad->format == HDMI_AUDIO_CODING_TYPE_PCM)
1564 stereo_freqs |= sad->freq;
1565 else
1566 break;
1567 }
1568 }
1569
1570 value |= (stereo_freqs <<
1571 AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_STEREO__SHIFT);
1572
1573 WREG32_AUDIO_ENDPT(offset, eld_reg_to_type[i][0], value);
1574 }
1575
1576 kfree(sads);
1577 }
1578
1579 static void dce_v8_0_audio_enable(struct amdgpu_device *adev,
1580 struct amdgpu_audio_pin *pin,
1581 bool enable)
1582 {
1583 if (!pin)
1584 return;
1585
1586 WREG32_AUDIO_ENDPT(pin->offset, ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL,
1587 enable ? AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK : 0);
1588 }
1589
1590 static const u32 pin_offsets[7] =
1591 {
1592 (0x1780 - 0x1780),
1593 (0x1786 - 0x1780),
1594 (0x178c - 0x1780),
1595 (0x1792 - 0x1780),
1596 (0x1798 - 0x1780),
1597 (0x179d - 0x1780),
1598 (0x17a4 - 0x1780),
1599 };
1600
1601 static int dce_v8_0_audio_init(struct amdgpu_device *adev)
1602 {
1603 int i;
1604
1605 if (!amdgpu_audio)
1606 return 0;
1607
1608 adev->mode_info.audio.enabled = true;
1609
1610 if (adev->asic_type == CHIP_KAVERI) /* KV: 4 streams, 7 endpoints */
1611 adev->mode_info.audio.num_pins = 7;
1612 else if ((adev->asic_type == CHIP_KABINI) ||
1613 (adev->asic_type == CHIP_MULLINS)) /* KB/ML: 2 streams, 3 endpoints */
1614 adev->mode_info.audio.num_pins = 3;
1615 else if ((adev->asic_type == CHIP_BONAIRE) ||
1616 (adev->asic_type == CHIP_HAWAII))/* BN/HW: 6 streams, 7 endpoints */
1617 adev->mode_info.audio.num_pins = 7;
1618 else
1619 adev->mode_info.audio.num_pins = 3;
1620
1621 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1622 adev->mode_info.audio.pin[i].channels = -1;
1623 adev->mode_info.audio.pin[i].rate = -1;
1624 adev->mode_info.audio.pin[i].bits_per_sample = -1;
1625 adev->mode_info.audio.pin[i].status_bits = 0;
1626 adev->mode_info.audio.pin[i].category_code = 0;
1627 adev->mode_info.audio.pin[i].connected = false;
1628 adev->mode_info.audio.pin[i].offset = pin_offsets[i];
1629 adev->mode_info.audio.pin[i].id = i;
1630 /* disable audio. it will be set up later */
1631 /* XXX remove once we switch to ip funcs */
1632 dce_v8_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1633 }
1634
1635 return 0;
1636 }
1637
1638 static void dce_v8_0_audio_fini(struct amdgpu_device *adev)
1639 {
1640 int i;
1641
1642 if (!amdgpu_audio)
1643 return;
1644
1645 if (!adev->mode_info.audio.enabled)
1646 return;
1647
1648 for (i = 0; i < adev->mode_info.audio.num_pins; i++)
1649 dce_v8_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1650
1651 adev->mode_info.audio.enabled = false;
1652 }
1653
1654 /*
1655 * update the N and CTS parameters for a given pixel clock rate
1656 */
1657 static void dce_v8_0_afmt_update_ACR(struct drm_encoder *encoder, uint32_t clock)
1658 {
1659 struct drm_device *dev = encoder->dev;
1660 struct amdgpu_device *adev = dev->dev_private;
1661 struct amdgpu_afmt_acr acr = amdgpu_afmt_acr(clock);
1662 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1663 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1664 uint32_t offset = dig->afmt->offset;
1665
1666 WREG32(mmHDMI_ACR_32_0 + offset, (acr.cts_32khz << HDMI_ACR_44_0__HDMI_ACR_CTS_44__SHIFT));
1667 WREG32(mmHDMI_ACR_32_1 + offset, acr.n_32khz);
1668
1669 WREG32(mmHDMI_ACR_44_0 + offset, (acr.cts_44_1khz << HDMI_ACR_44_0__HDMI_ACR_CTS_44__SHIFT));
1670 WREG32(mmHDMI_ACR_44_1 + offset, acr.n_44_1khz);
1671
1672 WREG32(mmHDMI_ACR_48_0 + offset, (acr.cts_48khz << HDMI_ACR_48_0__HDMI_ACR_CTS_48__SHIFT));
1673 WREG32(mmHDMI_ACR_48_1 + offset, acr.n_48khz);
1674 }
1675
1676 /*
1677 * build a HDMI Video Info Frame
1678 */
1679 static void dce_v8_0_afmt_update_avi_infoframe(struct drm_encoder *encoder,
1680 void *buffer, size_t size)
1681 {
1682 struct drm_device *dev = encoder->dev;
1683 struct amdgpu_device *adev = dev->dev_private;
1684 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1685 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1686 uint32_t offset = dig->afmt->offset;
1687 uint8_t *frame = buffer + 3;
1688 uint8_t *header = buffer;
1689
1690 WREG32(mmAFMT_AVI_INFO0 + offset,
1691 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
1692 WREG32(mmAFMT_AVI_INFO1 + offset,
1693 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
1694 WREG32(mmAFMT_AVI_INFO2 + offset,
1695 frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
1696 WREG32(mmAFMT_AVI_INFO3 + offset,
1697 frame[0xC] | (frame[0xD] << 8) | (header[1] << 24));
1698 }
1699
1700 static void dce_v8_0_audio_set_dto(struct drm_encoder *encoder, u32 clock)
1701 {
1702 struct drm_device *dev = encoder->dev;
1703 struct amdgpu_device *adev = dev->dev_private;
1704 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1705 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1706 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1707 u32 dto_phase = 24 * 1000;
1708 u32 dto_modulo = clock;
1709
1710 if (!dig || !dig->afmt)
1711 return;
1712
1713 /* XXX two dtos; generally use dto0 for hdmi */
1714 /* Express [24MHz / target pixel clock] as an exact rational
1715 * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE
1716 * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
1717 */
1718 WREG32(mmDCCG_AUDIO_DTO_SOURCE, (amdgpu_crtc->crtc_id << DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_SOURCE_SEL__SHIFT));
1719 WREG32(mmDCCG_AUDIO_DTO0_PHASE, dto_phase);
1720 WREG32(mmDCCG_AUDIO_DTO0_MODULE, dto_modulo);
1721 }
1722
1723 /*
1724 * update the info frames with the data from the current display mode
1725 */
1726 static void dce_v8_0_afmt_setmode(struct drm_encoder *encoder,
1727 struct drm_display_mode *mode)
1728 {
1729 struct drm_device *dev = encoder->dev;
1730 struct amdgpu_device *adev = dev->dev_private;
1731 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1732 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1733 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
1734 u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
1735 struct hdmi_avi_infoframe frame;
1736 uint32_t offset, val;
1737 ssize_t err;
1738 int bpc = 8;
1739
1740 if (!dig || !dig->afmt)
1741 return;
1742
1743 /* Silent, r600_hdmi_enable will raise WARN for us */
1744 if (!dig->afmt->enabled)
1745 return;
1746 offset = dig->afmt->offset;
1747
1748 /* hdmi deep color mode general control packets setup, if bpc > 8 */
1749 if (encoder->crtc) {
1750 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1751 bpc = amdgpu_crtc->bpc;
1752 }
1753
1754 /* disable audio prior to setting up hw */
1755 dig->afmt->pin = dce_v8_0_audio_get_pin(adev);
1756 dce_v8_0_audio_enable(adev, dig->afmt->pin, false);
1757
1758 dce_v8_0_audio_set_dto(encoder, mode->clock);
1759
1760 WREG32(mmHDMI_VBI_PACKET_CONTROL + offset,
1761 HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND_MASK); /* send null packets when required */
1762
1763 WREG32(mmAFMT_AUDIO_CRC_CONTROL + offset, 0x1000);
1764
1765 val = RREG32(mmHDMI_CONTROL + offset);
1766 val &= ~HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK;
1767 val &= ~HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH_MASK;
1768
1769 switch (bpc) {
1770 case 0:
1771 case 6:
1772 case 8:
1773 case 16:
1774 default:
1775 DRM_DEBUG("%s: Disabling hdmi deep color for %d bpc.\n",
1776 connector->name, bpc);
1777 break;
1778 case 10:
1779 val |= HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK;
1780 val |= 1 << HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH__SHIFT;
1781 DRM_DEBUG("%s: Enabling hdmi deep color 30 for 10 bpc.\n",
1782 connector->name);
1783 break;
1784 case 12:
1785 val |= HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK;
1786 val |= 2 << HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH__SHIFT;
1787 DRM_DEBUG("%s: Enabling hdmi deep color 36 for 12 bpc.\n",
1788 connector->name);
1789 break;
1790 }
1791
1792 WREG32(mmHDMI_CONTROL + offset, val);
1793
1794 WREG32(mmHDMI_VBI_PACKET_CONTROL + offset,
1795 HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND_MASK | /* send null packets when required */
1796 HDMI_VBI_PACKET_CONTROL__HDMI_GC_SEND_MASK | /* send general control packets */
1797 HDMI_VBI_PACKET_CONTROL__HDMI_GC_CONT_MASK); /* send general control packets every frame */
1798
1799 WREG32(mmHDMI_INFOFRAME_CONTROL0 + offset,
1800 HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_SEND_MASK | /* enable audio info frames (frames won't be set until audio is enabled) */
1801 HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_CONT_MASK); /* required for audio info values to be updated */
1802
1803 WREG32(mmAFMT_INFOFRAME_CONTROL0 + offset,
1804 AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_UPDATE_MASK); /* required for audio info values to be updated */
1805
1806 WREG32(mmHDMI_INFOFRAME_CONTROL1 + offset,
1807 (2 << HDMI_INFOFRAME_CONTROL1__HDMI_AUDIO_INFO_LINE__SHIFT)); /* anything other than 0 */
1808
1809 WREG32(mmHDMI_GC + offset, 0); /* unset HDMI_GC_AVMUTE */
1810
1811 WREG32(mmHDMI_AUDIO_PACKET_CONTROL + offset,
1812 (1 << HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_DELAY_EN__SHIFT) | /* set the default audio delay */
1813 (3 << HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_PACKETS_PER_LINE__SHIFT)); /* should be suffient for all audio modes and small enough for all hblanks */
1814
1815 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + offset,
1816 AFMT_AUDIO_PACKET_CONTROL__AFMT_60958_CS_UPDATE_MASK); /* allow 60958 channel status fields to be updated */
1817
1818 /* fglrx clears sth in AFMT_AUDIO_PACKET_CONTROL2 here */
1819
1820 if (bpc > 8)
1821 WREG32(mmHDMI_ACR_PACKET_CONTROL + offset,
1822 HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND_MASK); /* allow hw to sent ACR packets when required */
1823 else
1824 WREG32(mmHDMI_ACR_PACKET_CONTROL + offset,
1825 HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SOURCE_MASK | /* select SW CTS value */
1826 HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND_MASK); /* allow hw to sent ACR packets when required */
1827
1828 dce_v8_0_afmt_update_ACR(encoder, mode->clock);
1829
1830 WREG32(mmAFMT_60958_0 + offset,
1831 (1 << AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L__SHIFT));
1832
1833 WREG32(mmAFMT_60958_1 + offset,
1834 (2 << AFMT_60958_1__AFMT_60958_CS_CHANNEL_NUMBER_R__SHIFT));
1835
1836 WREG32(mmAFMT_60958_2 + offset,
1837 (3 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_2__SHIFT) |
1838 (4 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_3__SHIFT) |
1839 (5 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_4__SHIFT) |
1840 (6 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_5__SHIFT) |
1841 (7 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_6__SHIFT) |
1842 (8 << AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_7__SHIFT));
1843
1844 dce_v8_0_audio_write_speaker_allocation(encoder);
1845
1846
1847 WREG32(mmAFMT_AUDIO_PACKET_CONTROL2 + offset,
1848 (0xff << AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT));
1849
1850 dce_v8_0_afmt_audio_select_pin(encoder);
1851 dce_v8_0_audio_write_sad_regs(encoder);
1852 dce_v8_0_audio_write_latency_fields(encoder, mode);
1853
1854 err = drm_hdmi_avi_infoframe_from_display_mode(&frame, mode);
1855 if (err < 0) {
1856 DRM_ERROR("failed to setup AVI infoframe: %zd\n", err);
1857 return;
1858 }
1859
1860 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
1861 if (err < 0) {
1862 DRM_ERROR("failed to pack AVI infoframe: %zd\n", err);
1863 return;
1864 }
1865
1866 dce_v8_0_afmt_update_avi_infoframe(encoder, buffer, sizeof(buffer));
1867
1868 WREG32_OR(mmHDMI_INFOFRAME_CONTROL0 + offset,
1869 HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_SEND_MASK | /* enable AVI info frames */
1870 HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_SEND_MASK); /* required for audio info values to be updated */
1871
1872 WREG32_P(mmHDMI_INFOFRAME_CONTROL1 + offset,
1873 (2 << HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE__SHIFT), /* anything other than 0 */
1874 ~HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE_MASK);
1875
1876 WREG32_OR(mmAFMT_AUDIO_PACKET_CONTROL + offset,
1877 AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_SAMPLE_SEND_MASK); /* send audio packets */
1878
1879 /* it's unknown what these bits do excatly, but it's indeed quite useful for debugging */
1880 WREG32(mmAFMT_RAMP_CONTROL0 + offset, 0x00FFFFFF);
1881 WREG32(mmAFMT_RAMP_CONTROL1 + offset, 0x007FFFFF);
1882 WREG32(mmAFMT_RAMP_CONTROL2 + offset, 0x00000001);
1883 WREG32(mmAFMT_RAMP_CONTROL3 + offset, 0x00000001);
1884
1885 /* enable audio after to setting up hw */
1886 dce_v8_0_audio_enable(adev, dig->afmt->pin, true);
1887 }
1888
1889 static void dce_v8_0_afmt_enable(struct drm_encoder *encoder, bool enable)
1890 {
1891 struct drm_device *dev = encoder->dev;
1892 struct amdgpu_device *adev = dev->dev_private;
1893 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1894 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1895
1896 if (!dig || !dig->afmt)
1897 return;
1898
1899 /* Silent, r600_hdmi_enable will raise WARN for us */
1900 if (enable && dig->afmt->enabled)
1901 return;
1902 if (!enable && !dig->afmt->enabled)
1903 return;
1904
1905 if (!enable && dig->afmt->pin) {
1906 dce_v8_0_audio_enable(adev, dig->afmt->pin, false);
1907 dig->afmt->pin = NULL;
1908 }
1909
1910 dig->afmt->enabled = enable;
1911
1912 DRM_DEBUG("%sabling AFMT interface @ 0x%04X for encoder 0x%x\n",
1913 enable ? "En" : "Dis", dig->afmt->offset, amdgpu_encoder->encoder_id);
1914 }
1915
1916 static int dce_v8_0_afmt_init(struct amdgpu_device *adev)
1917 {
1918 int i;
1919
1920 for (i = 0; i < adev->mode_info.num_dig; i++)
1921 adev->mode_info.afmt[i] = NULL;
1922
1923 /* DCE8 has audio blocks tied to DIG encoders */
1924 for (i = 0; i < adev->mode_info.num_dig; i++) {
1925 adev->mode_info.afmt[i] = kzalloc(sizeof(struct amdgpu_afmt), GFP_KERNEL);
1926 if (adev->mode_info.afmt[i]) {
1927 adev->mode_info.afmt[i]->offset = dig_offsets[i];
1928 adev->mode_info.afmt[i]->id = i;
1929 } else {
1930 int j;
1931 for (j = 0; j < i; j++) {
1932 kfree(adev->mode_info.afmt[j]);
1933 adev->mode_info.afmt[j] = NULL;
1934 }
1935 return -ENOMEM;
1936 }
1937 }
1938 return 0;
1939 }
1940
1941 static void dce_v8_0_afmt_fini(struct amdgpu_device *adev)
1942 {
1943 int i;
1944
1945 for (i = 0; i < adev->mode_info.num_dig; i++) {
1946 kfree(adev->mode_info.afmt[i]);
1947 adev->mode_info.afmt[i] = NULL;
1948 }
1949 }
1950
1951 static const u32 vga_control_regs[6] =
1952 {
1953 mmD1VGA_CONTROL,
1954 mmD2VGA_CONTROL,
1955 mmD3VGA_CONTROL,
1956 mmD4VGA_CONTROL,
1957 mmD5VGA_CONTROL,
1958 mmD6VGA_CONTROL,
1959 };
1960
1961 static void dce_v8_0_vga_enable(struct drm_crtc *crtc, bool enable)
1962 {
1963 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1964 struct drm_device *dev = crtc->dev;
1965 struct amdgpu_device *adev = dev->dev_private;
1966 u32 vga_control;
1967
1968 vga_control = RREG32(vga_control_regs[amdgpu_crtc->crtc_id]) & ~1;
1969 if (enable)
1970 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control | 1);
1971 else
1972 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control);
1973 }
1974
1975 static void dce_v8_0_grph_enable(struct drm_crtc *crtc, bool enable)
1976 {
1977 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1978 struct drm_device *dev = crtc->dev;
1979 struct amdgpu_device *adev = dev->dev_private;
1980
1981 if (enable)
1982 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 1);
1983 else
1984 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 0);
1985 }
1986
1987 static int dce_v8_0_crtc_do_set_base(struct drm_crtc *crtc,
1988 struct drm_framebuffer *fb,
1989 int x, int y, int atomic)
1990 {
1991 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1992 struct drm_device *dev = crtc->dev;
1993 struct amdgpu_device *adev = dev->dev_private;
1994 struct amdgpu_framebuffer *amdgpu_fb;
1995 struct drm_framebuffer *target_fb;
1996 struct drm_gem_object *obj;
1997 struct amdgpu_bo *rbo;
1998 uint64_t fb_location, tiling_flags;
1999 uint32_t fb_format, fb_pitch_pixels;
2000 u32 fb_swap = (GRPH_ENDIAN_NONE << GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT);
2001 u32 pipe_config;
2002 u32 tmp, viewport_w, viewport_h;
2003 int r;
2004 bool bypass_lut = false;
2005
2006 /* no fb bound */
2007 if (!atomic && !crtc->primary->fb) {
2008 DRM_DEBUG_KMS("No FB bound\n");
2009 return 0;
2010 }
2011
2012 if (atomic) {
2013 amdgpu_fb = to_amdgpu_framebuffer(fb);
2014 target_fb = fb;
2015 }
2016 else {
2017 amdgpu_fb = to_amdgpu_framebuffer(crtc->primary->fb);
2018 target_fb = crtc->primary->fb;
2019 }
2020
2021 /* If atomic, assume fb object is pinned & idle & fenced and
2022 * just update base pointers
2023 */
2024 obj = amdgpu_fb->obj;
2025 rbo = gem_to_amdgpu_bo(obj);
2026 r = amdgpu_bo_reserve(rbo, false);
2027 if (unlikely(r != 0))
2028 return r;
2029
2030 if (atomic)
2031 fb_location = amdgpu_bo_gpu_offset(rbo);
2032 else {
2033 r = amdgpu_bo_pin(rbo, AMDGPU_GEM_DOMAIN_VRAM, &fb_location);
2034 if (unlikely(r != 0)) {
2035 amdgpu_bo_unreserve(rbo);
2036 return -EINVAL;
2037 }
2038 }
2039
2040 amdgpu_bo_get_tiling_flags(rbo, &tiling_flags);
2041 amdgpu_bo_unreserve(rbo);
2042
2043 pipe_config = AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG);
2044
2045 switch (target_fb->pixel_format) {
2046 case DRM_FORMAT_C8:
2047 fb_format = ((GRPH_DEPTH_8BPP << GRPH_CONTROL__GRPH_DEPTH__SHIFT) |
2048 (GRPH_FORMAT_INDEXED << GRPH_CONTROL__GRPH_FORMAT__SHIFT));
2049 break;
2050 case DRM_FORMAT_XRGB4444:
2051 case DRM_FORMAT_ARGB4444:
2052 fb_format = ((GRPH_DEPTH_16BPP << GRPH_CONTROL__GRPH_DEPTH__SHIFT) |
2053 (GRPH_FORMAT_ARGB1555 << GRPH_CONTROL__GRPH_FORMAT__SHIFT));
2054 #ifdef __BIG_ENDIAN
2055 fb_swap = (GRPH_ENDIAN_8IN16 << GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT);
2056 #endif
2057 break;
2058 case DRM_FORMAT_XRGB1555:
2059 case DRM_FORMAT_ARGB1555:
2060 fb_format = ((GRPH_DEPTH_16BPP << GRPH_CONTROL__GRPH_DEPTH__SHIFT) |
2061 (GRPH_FORMAT_ARGB1555 << GRPH_CONTROL__GRPH_FORMAT__SHIFT));
2062 #ifdef __BIG_ENDIAN
2063 fb_swap = (GRPH_ENDIAN_8IN16 << GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT);
2064 #endif
2065 break;
2066 case DRM_FORMAT_BGRX5551:
2067 case DRM_FORMAT_BGRA5551:
2068 fb_format = ((GRPH_DEPTH_16BPP << GRPH_CONTROL__GRPH_DEPTH__SHIFT) |
2069 (GRPH_FORMAT_BGRA5551 << GRPH_CONTROL__GRPH_FORMAT__SHIFT));
2070 #ifdef __BIG_ENDIAN
2071 fb_swap = (GRPH_ENDIAN_8IN16 << GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT);
2072 #endif
2073 break;
2074 case DRM_FORMAT_RGB565:
2075 fb_format = ((GRPH_DEPTH_16BPP << GRPH_CONTROL__GRPH_DEPTH__SHIFT) |
2076 (GRPH_FORMAT_ARGB565 << GRPH_CONTROL__GRPH_FORMAT__SHIFT));
2077 #ifdef __BIG_ENDIAN
2078 fb_swap = (GRPH_ENDIAN_8IN16 << GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT);
2079 #endif
2080 break;
2081 case DRM_FORMAT_XRGB8888:
2082 case DRM_FORMAT_ARGB8888:
2083 fb_format = ((GRPH_DEPTH_32BPP << GRPH_CONTROL__GRPH_DEPTH__SHIFT) |
2084 (GRPH_FORMAT_ARGB8888 << GRPH_CONTROL__GRPH_FORMAT__SHIFT));
2085 #ifdef __BIG_ENDIAN
2086 fb_swap = (GRPH_ENDIAN_8IN32 << GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT);
2087 #endif
2088 break;
2089 case DRM_FORMAT_XRGB2101010:
2090 case DRM_FORMAT_ARGB2101010:
2091 fb_format = ((GRPH_DEPTH_32BPP << GRPH_CONTROL__GRPH_DEPTH__SHIFT) |
2092 (GRPH_FORMAT_ARGB2101010 << GRPH_CONTROL__GRPH_FORMAT__SHIFT));
2093 #ifdef __BIG_ENDIAN
2094 fb_swap = (GRPH_ENDIAN_8IN32 << GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT);
2095 #endif
2096 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
2097 bypass_lut = true;
2098 break;
2099 case DRM_FORMAT_BGRX1010102:
2100 case DRM_FORMAT_BGRA1010102:
2101 fb_format = ((GRPH_DEPTH_32BPP << GRPH_CONTROL__GRPH_DEPTH__SHIFT) |
2102 (GRPH_FORMAT_BGRA1010102 << GRPH_CONTROL__GRPH_FORMAT__SHIFT));
2103 #ifdef __BIG_ENDIAN
2104 fb_swap = (GRPH_ENDIAN_8IN32 << GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP__SHIFT);
2105 #endif
2106 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
2107 bypass_lut = true;
2108 break;
2109 default:
2110 DRM_ERROR("Unsupported screen format %s\n",
2111 drm_get_format_name(target_fb->pixel_format));
2112 return -EINVAL;
2113 }
2114
2115 if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_2D_TILED_THIN1) {
2116 unsigned bankw, bankh, mtaspect, tile_split, num_banks;
2117
2118 bankw = AMDGPU_TILING_GET(tiling_flags, BANK_WIDTH);
2119 bankh = AMDGPU_TILING_GET(tiling_flags, BANK_HEIGHT);
2120 mtaspect = AMDGPU_TILING_GET(tiling_flags, MACRO_TILE_ASPECT);
2121 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT);
2122 num_banks = AMDGPU_TILING_GET(tiling_flags, NUM_BANKS);
2123
2124 fb_format |= (num_banks << GRPH_CONTROL__GRPH_NUM_BANKS__SHIFT);
2125 fb_format |= (GRPH_ARRAY_2D_TILED_THIN1 << GRPH_CONTROL__GRPH_ARRAY_MODE__SHIFT);
2126 fb_format |= (tile_split << GRPH_CONTROL__GRPH_TILE_SPLIT__SHIFT);
2127 fb_format |= (bankw << GRPH_CONTROL__GRPH_BANK_WIDTH__SHIFT);
2128 fb_format |= (bankh << GRPH_CONTROL__GRPH_BANK_HEIGHT__SHIFT);
2129 fb_format |= (mtaspect << GRPH_CONTROL__GRPH_MACRO_TILE_ASPECT__SHIFT);
2130 fb_format |= (DISPLAY_MICRO_TILING << GRPH_CONTROL__GRPH_MICRO_TILE_MODE__SHIFT);
2131 } else if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_1D_TILED_THIN1) {
2132 fb_format |= (GRPH_ARRAY_1D_TILED_THIN1 << GRPH_CONTROL__GRPH_ARRAY_MODE__SHIFT);
2133 }
2134
2135 fb_format |= (pipe_config << GRPH_CONTROL__GRPH_PIPE_CONFIG__SHIFT);
2136
2137 dce_v8_0_vga_enable(crtc, false);
2138
2139 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2140 upper_32_bits(fb_location));
2141 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2142 upper_32_bits(fb_location));
2143 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2144 (u32)fb_location & GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK);
2145 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2146 (u32) fb_location & GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK);
2147 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
2148 WREG32(mmGRPH_SWAP_CNTL + amdgpu_crtc->crtc_offset, fb_swap);
2149
2150 /*
2151 * The LUT only has 256 slots for indexing by a 8 bpc fb. Bypass the LUT
2152 * for > 8 bpc scanout to avoid truncation of fb indices to 8 msb's, to
2153 * retain the full precision throughout the pipeline.
2154 */
2155 WREG32_P(mmGRPH_LUT_10BIT_BYPASS_CONTROL + amdgpu_crtc->crtc_offset,
2156 (bypass_lut ? LUT_10BIT_BYPASS_EN : 0),
2157 ~LUT_10BIT_BYPASS_EN);
2158
2159 if (bypass_lut)
2160 DRM_DEBUG_KMS("Bypassing hardware LUT due to 10 bit fb scanout.\n");
2161
2162 WREG32(mmGRPH_SURFACE_OFFSET_X + amdgpu_crtc->crtc_offset, 0);
2163 WREG32(mmGRPH_SURFACE_OFFSET_Y + amdgpu_crtc->crtc_offset, 0);
2164 WREG32(mmGRPH_X_START + amdgpu_crtc->crtc_offset, 0);
2165 WREG32(mmGRPH_Y_START + amdgpu_crtc->crtc_offset, 0);
2166 WREG32(mmGRPH_X_END + amdgpu_crtc->crtc_offset, target_fb->width);
2167 WREG32(mmGRPH_Y_END + amdgpu_crtc->crtc_offset, target_fb->height);
2168
2169 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8);
2170 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset, fb_pitch_pixels);
2171
2172 dce_v8_0_grph_enable(crtc, true);
2173
2174 WREG32(mmLB_DESKTOP_HEIGHT + amdgpu_crtc->crtc_offset,
2175 target_fb->height);
2176
2177 x &= ~3;
2178 y &= ~1;
2179 WREG32(mmVIEWPORT_START + amdgpu_crtc->crtc_offset,
2180 (x << 16) | y);
2181 viewport_w = crtc->mode.hdisplay;
2182 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
2183 WREG32(mmVIEWPORT_SIZE + amdgpu_crtc->crtc_offset,
2184 (viewport_w << 16) | viewport_h);
2185
2186 /* pageflip setup */
2187 /* make sure flip is at vb rather than hb */
2188 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
2189 tmp &= ~GRPH_FLIP_CONTROL__GRPH_SURFACE_UPDATE_H_RETRACE_EN_MASK;
2190 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2191
2192 /* set pageflip to happen only at start of vblank interval (front porch) */
2193 WREG32(mmMASTER_UPDATE_MODE + amdgpu_crtc->crtc_offset, 3);
2194
2195 if (!atomic && fb && fb != crtc->primary->fb) {
2196 amdgpu_fb = to_amdgpu_framebuffer(fb);
2197 rbo = gem_to_amdgpu_bo(amdgpu_fb->obj);
2198 r = amdgpu_bo_reserve(rbo, false);
2199 if (unlikely(r != 0))
2200 return r;
2201 amdgpu_bo_unpin(rbo);
2202 amdgpu_bo_unreserve(rbo);
2203 }
2204
2205 /* Bytes per pixel may have changed */
2206 dce_v8_0_bandwidth_update(adev);
2207
2208 return 0;
2209 }
2210
2211 static void dce_v8_0_set_interleave(struct drm_crtc *crtc,
2212 struct drm_display_mode *mode)
2213 {
2214 struct drm_device *dev = crtc->dev;
2215 struct amdgpu_device *adev = dev->dev_private;
2216 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2217
2218 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
2219 WREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset,
2220 LB_DATA_FORMAT__INTERLEAVE_EN__SHIFT);
2221 else
2222 WREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset, 0);
2223 }
2224
2225 static void dce_v8_0_crtc_load_lut(struct drm_crtc *crtc)
2226 {
2227 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2228 struct drm_device *dev = crtc->dev;
2229 struct amdgpu_device *adev = dev->dev_private;
2230 int i;
2231
2232 DRM_DEBUG_KMS("%d\n", amdgpu_crtc->crtc_id);
2233
2234 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset,
2235 ((INPUT_CSC_BYPASS << INPUT_CSC_CONTROL__INPUT_CSC_GRPH_MODE__SHIFT) |
2236 (INPUT_CSC_BYPASS << INPUT_CSC_CONTROL__INPUT_CSC_OVL_MODE__SHIFT)));
2237 WREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset,
2238 PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_BYPASS_MASK);
2239 WREG32(mmPRESCALE_OVL_CONTROL + amdgpu_crtc->crtc_offset,
2240 PRESCALE_OVL_CONTROL__OVL_PRESCALE_BYPASS_MASK);
2241 WREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset,
2242 ((INPUT_GAMMA_USE_LUT << INPUT_GAMMA_CONTROL__GRPH_INPUT_GAMMA_MODE__SHIFT) |
2243 (INPUT_GAMMA_USE_LUT << INPUT_GAMMA_CONTROL__OVL_INPUT_GAMMA_MODE__SHIFT)));
2244
2245 WREG32(mmDC_LUT_CONTROL + amdgpu_crtc->crtc_offset, 0);
2246
2247 WREG32(mmDC_LUT_BLACK_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0);
2248 WREG32(mmDC_LUT_BLACK_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0);
2249 WREG32(mmDC_LUT_BLACK_OFFSET_RED + amdgpu_crtc->crtc_offset, 0);
2250
2251 WREG32(mmDC_LUT_WHITE_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0xffff);
2252 WREG32(mmDC_LUT_WHITE_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0xffff);
2253 WREG32(mmDC_LUT_WHITE_OFFSET_RED + amdgpu_crtc->crtc_offset, 0xffff);
2254
2255 WREG32(mmDC_LUT_RW_MODE + amdgpu_crtc->crtc_offset, 0);
2256 WREG32(mmDC_LUT_WRITE_EN_MASK + amdgpu_crtc->crtc_offset, 0x00000007);
2257
2258 WREG32(mmDC_LUT_RW_INDEX + amdgpu_crtc->crtc_offset, 0);
2259 for (i = 0; i < 256; i++) {
2260 WREG32(mmDC_LUT_30_COLOR + amdgpu_crtc->crtc_offset,
2261 (amdgpu_crtc->lut_r[i] << 20) |
2262 (amdgpu_crtc->lut_g[i] << 10) |
2263 (amdgpu_crtc->lut_b[i] << 0));
2264 }
2265
2266 WREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset,
2267 ((DEGAMMA_BYPASS << DEGAMMA_CONTROL__GRPH_DEGAMMA_MODE__SHIFT) |
2268 (DEGAMMA_BYPASS << DEGAMMA_CONTROL__OVL_DEGAMMA_MODE__SHIFT) |
2269 (DEGAMMA_BYPASS << DEGAMMA_CONTROL__CURSOR_DEGAMMA_MODE__SHIFT)));
2270 WREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset,
2271 ((GAMUT_REMAP_BYPASS << GAMUT_REMAP_CONTROL__GRPH_GAMUT_REMAP_MODE__SHIFT) |
2272 (GAMUT_REMAP_BYPASS << GAMUT_REMAP_CONTROL__OVL_GAMUT_REMAP_MODE__SHIFT)));
2273 WREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset,
2274 ((REGAMMA_BYPASS << REGAMMA_CONTROL__GRPH_REGAMMA_MODE__SHIFT) |
2275 (REGAMMA_BYPASS << REGAMMA_CONTROL__OVL_REGAMMA_MODE__SHIFT)));
2276 WREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset,
2277 ((OUTPUT_CSC_BYPASS << OUTPUT_CSC_CONTROL__OUTPUT_CSC_GRPH_MODE__SHIFT) |
2278 (OUTPUT_CSC_BYPASS << OUTPUT_CSC_CONTROL__OUTPUT_CSC_OVL_MODE__SHIFT)));
2279 /* XXX match this to the depth of the crtc fmt block, move to modeset? */
2280 WREG32(0x1a50 + amdgpu_crtc->crtc_offset, 0);
2281 /* XXX this only needs to be programmed once per crtc at startup,
2282 * not sure where the best place for it is
2283 */
2284 WREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset,
2285 ALPHA_CONTROL__CURSOR_ALPHA_BLND_ENA_MASK);
2286 }
2287
2288 static int dce_v8_0_pick_dig_encoder(struct drm_encoder *encoder)
2289 {
2290 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
2291 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
2292
2293 switch (amdgpu_encoder->encoder_id) {
2294 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2295 if (dig->linkb)
2296 return 1;
2297 else
2298 return 0;
2299 break;
2300 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2301 if (dig->linkb)
2302 return 3;
2303 else
2304 return 2;
2305 break;
2306 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2307 if (dig->linkb)
2308 return 5;
2309 else
2310 return 4;
2311 break;
2312 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2313 return 6;
2314 break;
2315 default:
2316 DRM_ERROR("invalid encoder_id: 0x%x\n", amdgpu_encoder->encoder_id);
2317 return 0;
2318 }
2319 }
2320
2321 /**
2322 * dce_v8_0_pick_pll - Allocate a PPLL for use by the crtc.
2323 *
2324 * @crtc: drm crtc
2325 *
2326 * Returns the PPLL (Pixel PLL) to be used by the crtc. For DP monitors
2327 * a single PPLL can be used for all DP crtcs/encoders. For non-DP
2328 * monitors a dedicated PPLL must be used. If a particular board has
2329 * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
2330 * as there is no need to program the PLL itself. If we are not able to
2331 * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
2332 * avoid messing up an existing monitor.
2333 *
2334 * Asic specific PLL information
2335 *
2336 * DCE 8.x
2337 * KB/KV
2338 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
2339 * CI
2340 * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
2341 *
2342 */
2343 static u32 dce_v8_0_pick_pll(struct drm_crtc *crtc)
2344 {
2345 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2346 struct drm_device *dev = crtc->dev;
2347 struct amdgpu_device *adev = dev->dev_private;
2348 u32 pll_in_use;
2349 int pll;
2350
2351 if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder))) {
2352 if (adev->clock.dp_extclk)
2353 /* skip PPLL programming if using ext clock */
2354 return ATOM_PPLL_INVALID;
2355 else {
2356 /* use the same PPLL for all DP monitors */
2357 pll = amdgpu_pll_get_shared_dp_ppll(crtc);
2358 if (pll != ATOM_PPLL_INVALID)
2359 return pll;
2360 }
2361 } else {
2362 /* use the same PPLL for all monitors with the same clock */
2363 pll = amdgpu_pll_get_shared_nondp_ppll(crtc);
2364 if (pll != ATOM_PPLL_INVALID)
2365 return pll;
2366 }
2367 /* otherwise, pick one of the plls */
2368 if ((adev->asic_type == CHIP_KABINI) ||
2369 (adev->asic_type == CHIP_MULLINS)) {
2370 /* KB/ML has PPLL1 and PPLL2 */
2371 pll_in_use = amdgpu_pll_get_use_mask(crtc);
2372 if (!(pll_in_use & (1 << ATOM_PPLL2)))
2373 return ATOM_PPLL2;
2374 if (!(pll_in_use & (1 << ATOM_PPLL1)))
2375 return ATOM_PPLL1;
2376 DRM_ERROR("unable to allocate a PPLL\n");
2377 return ATOM_PPLL_INVALID;
2378 } else {
2379 /* CI/KV has PPLL0, PPLL1, and PPLL2 */
2380 pll_in_use = amdgpu_pll_get_use_mask(crtc);
2381 if (!(pll_in_use & (1 << ATOM_PPLL2)))
2382 return ATOM_PPLL2;
2383 if (!(pll_in_use & (1 << ATOM_PPLL1)))
2384 return ATOM_PPLL1;
2385 if (!(pll_in_use & (1 << ATOM_PPLL0)))
2386 return ATOM_PPLL0;
2387 DRM_ERROR("unable to allocate a PPLL\n");
2388 return ATOM_PPLL_INVALID;
2389 }
2390 return ATOM_PPLL_INVALID;
2391 }
2392
2393 static void dce_v8_0_lock_cursor(struct drm_crtc *crtc, bool lock)
2394 {
2395 struct amdgpu_device *adev = crtc->dev->dev_private;
2396 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2397 uint32_t cur_lock;
2398
2399 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset);
2400 if (lock)
2401 cur_lock |= CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK;
2402 else
2403 cur_lock &= ~CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK;
2404 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock);
2405 }
2406
2407 static void dce_v8_0_hide_cursor(struct drm_crtc *crtc)
2408 {
2409 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2410 struct amdgpu_device *adev = crtc->dev->dev_private;
2411
2412 WREG32_IDX(mmCUR_CONTROL + amdgpu_crtc->crtc_offset,
2413 (CURSOR_24_8_PRE_MULT << CUR_CONTROL__CURSOR_MODE__SHIFT) |
2414 (CURSOR_URGENT_1_2 << CUR_CONTROL__CURSOR_URGENT_CONTROL__SHIFT));
2415 }
2416
2417 static void dce_v8_0_show_cursor(struct drm_crtc *crtc)
2418 {
2419 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2420 struct amdgpu_device *adev = crtc->dev->dev_private;
2421
2422 WREG32(mmCUR_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2423 upper_32_bits(amdgpu_crtc->cursor_addr));
2424 WREG32(mmCUR_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2425 lower_32_bits(amdgpu_crtc->cursor_addr));
2426
2427 WREG32_IDX(mmCUR_CONTROL + amdgpu_crtc->crtc_offset,
2428 CUR_CONTROL__CURSOR_EN_MASK |
2429 (CURSOR_24_8_PRE_MULT << CUR_CONTROL__CURSOR_MODE__SHIFT) |
2430 (CURSOR_URGENT_1_2 << CUR_CONTROL__CURSOR_URGENT_CONTROL__SHIFT));
2431 }
2432
2433 static int dce_v8_0_cursor_move_locked(struct drm_crtc *crtc,
2434 int x, int y)
2435 {
2436 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2437 struct amdgpu_device *adev = crtc->dev->dev_private;
2438 int xorigin = 0, yorigin = 0;
2439
2440 /* avivo cursor are offset into the total surface */
2441 x += crtc->x;
2442 y += crtc->y;
2443 DRM_DEBUG("x %d y %d c->x %d c->y %d\n", x, y, crtc->x, crtc->y);
2444
2445 if (x < 0) {
2446 xorigin = min(-x, amdgpu_crtc->max_cursor_width - 1);
2447 x = 0;
2448 }
2449 if (y < 0) {
2450 yorigin = min(-y, amdgpu_crtc->max_cursor_height - 1);
2451 y = 0;
2452 }
2453
2454 WREG32(mmCUR_POSITION + amdgpu_crtc->crtc_offset, (x << 16) | y);
2455 WREG32(mmCUR_HOT_SPOT + amdgpu_crtc->crtc_offset, (xorigin << 16) | yorigin);
2456 WREG32(mmCUR_SIZE + amdgpu_crtc->crtc_offset,
2457 ((amdgpu_crtc->cursor_width - 1) << 16) | (amdgpu_crtc->cursor_height - 1));
2458
2459 amdgpu_crtc->cursor_x = x;
2460 amdgpu_crtc->cursor_y = y;
2461
2462 return 0;
2463 }
2464
2465 static int dce_v8_0_crtc_cursor_move(struct drm_crtc *crtc,
2466 int x, int y)
2467 {
2468 int ret;
2469
2470 dce_v8_0_lock_cursor(crtc, true);
2471 ret = dce_v8_0_cursor_move_locked(crtc, x, y);
2472 dce_v8_0_lock_cursor(crtc, false);
2473
2474 return ret;
2475 }
2476
2477 static int dce_v8_0_crtc_cursor_set2(struct drm_crtc *crtc,
2478 struct drm_file *file_priv,
2479 uint32_t handle,
2480 uint32_t width,
2481 uint32_t height,
2482 int32_t hot_x,
2483 int32_t hot_y)
2484 {
2485 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2486 struct drm_gem_object *obj;
2487 struct amdgpu_bo *aobj;
2488 int ret;
2489
2490 if (!handle) {
2491 /* turn off cursor */
2492 dce_v8_0_hide_cursor(crtc);
2493 obj = NULL;
2494 goto unpin;
2495 }
2496
2497 if ((width > amdgpu_crtc->max_cursor_width) ||
2498 (height > amdgpu_crtc->max_cursor_height)) {
2499 DRM_ERROR("bad cursor width or height %d x %d\n", width, height);
2500 return -EINVAL;
2501 }
2502
2503 obj = drm_gem_object_lookup(crtc->dev, file_priv, handle);
2504 if (!obj) {
2505 DRM_ERROR("Cannot find cursor object %x for crtc %d\n", handle, amdgpu_crtc->crtc_id);
2506 return -ENOENT;
2507 }
2508
2509 aobj = gem_to_amdgpu_bo(obj);
2510 ret = amdgpu_bo_reserve(aobj, false);
2511 if (ret != 0) {
2512 drm_gem_object_unreference_unlocked(obj);
2513 return ret;
2514 }
2515
2516 ret = amdgpu_bo_pin(aobj, AMDGPU_GEM_DOMAIN_VRAM, &amdgpu_crtc->cursor_addr);
2517 amdgpu_bo_unreserve(aobj);
2518 if (ret) {
2519 DRM_ERROR("Failed to pin new cursor BO (%d)\n", ret);
2520 drm_gem_object_unreference_unlocked(obj);
2521 return ret;
2522 }
2523
2524 amdgpu_crtc->cursor_width = width;
2525 amdgpu_crtc->cursor_height = height;
2526
2527 dce_v8_0_lock_cursor(crtc, true);
2528
2529 if (hot_x != amdgpu_crtc->cursor_hot_x ||
2530 hot_y != amdgpu_crtc->cursor_hot_y) {
2531 int x, y;
2532
2533 x = amdgpu_crtc->cursor_x + amdgpu_crtc->cursor_hot_x - hot_x;
2534 y = amdgpu_crtc->cursor_y + amdgpu_crtc->cursor_hot_y - hot_y;
2535
2536 dce_v8_0_cursor_move_locked(crtc, x, y);
2537
2538 amdgpu_crtc->cursor_hot_x = hot_x;
2539 amdgpu_crtc->cursor_hot_y = hot_y;
2540 }
2541
2542 dce_v8_0_show_cursor(crtc);
2543 dce_v8_0_lock_cursor(crtc, false);
2544
2545 unpin:
2546 if (amdgpu_crtc->cursor_bo) {
2547 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo);
2548 ret = amdgpu_bo_reserve(aobj, false);
2549 if (likely(ret == 0)) {
2550 amdgpu_bo_unpin(aobj);
2551 amdgpu_bo_unreserve(aobj);
2552 }
2553 drm_gem_object_unreference_unlocked(amdgpu_crtc->cursor_bo);
2554 }
2555
2556 amdgpu_crtc->cursor_bo = obj;
2557 return 0;
2558 }
2559
2560 static void dce_v8_0_cursor_reset(struct drm_crtc *crtc)
2561 {
2562 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2563
2564 if (amdgpu_crtc->cursor_bo) {
2565 dce_v8_0_lock_cursor(crtc, true);
2566
2567 dce_v8_0_cursor_move_locked(crtc, amdgpu_crtc->cursor_x,
2568 amdgpu_crtc->cursor_y);
2569
2570 dce_v8_0_show_cursor(crtc);
2571
2572 dce_v8_0_lock_cursor(crtc, false);
2573 }
2574 }
2575
2576 static void dce_v8_0_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
2577 u16 *blue, uint32_t start, uint32_t size)
2578 {
2579 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2580 int end = (start + size > 256) ? 256 : start + size, i;
2581
2582 /* userspace palettes are always correct as is */
2583 for (i = start; i < end; i++) {
2584 amdgpu_crtc->lut_r[i] = red[i] >> 6;
2585 amdgpu_crtc->lut_g[i] = green[i] >> 6;
2586 amdgpu_crtc->lut_b[i] = blue[i] >> 6;
2587 }
2588 dce_v8_0_crtc_load_lut(crtc);
2589 }
2590
2591 static void dce_v8_0_crtc_destroy(struct drm_crtc *crtc)
2592 {
2593 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2594
2595 drm_crtc_cleanup(crtc);
2596 kfree(amdgpu_crtc);
2597 }
2598
2599 static const struct drm_crtc_funcs dce_v8_0_crtc_funcs = {
2600 .cursor_set2 = dce_v8_0_crtc_cursor_set2,
2601 .cursor_move = dce_v8_0_crtc_cursor_move,
2602 .gamma_set = dce_v8_0_crtc_gamma_set,
2603 .set_config = amdgpu_crtc_set_config,
2604 .destroy = dce_v8_0_crtc_destroy,
2605 .page_flip = amdgpu_crtc_page_flip,
2606 };
2607
2608 static void dce_v8_0_crtc_dpms(struct drm_crtc *crtc, int mode)
2609 {
2610 struct drm_device *dev = crtc->dev;
2611 struct amdgpu_device *adev = dev->dev_private;
2612 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2613 unsigned type;
2614
2615 switch (mode) {
2616 case DRM_MODE_DPMS_ON:
2617 amdgpu_crtc->enabled = true;
2618 amdgpu_atombios_crtc_enable(crtc, ATOM_ENABLE);
2619 dce_v8_0_vga_enable(crtc, true);
2620 amdgpu_atombios_crtc_blank(crtc, ATOM_DISABLE);
2621 dce_v8_0_vga_enable(crtc, false);
2622 /* Make sure VBLANK and PFLIP interrupts are still enabled */
2623 type = amdgpu_crtc_idx_to_irq_type(adev, amdgpu_crtc->crtc_id);
2624 amdgpu_irq_update(adev, &adev->crtc_irq, type);
2625 amdgpu_irq_update(adev, &adev->pageflip_irq, type);
2626 drm_vblank_on(dev, amdgpu_crtc->crtc_id);
2627 dce_v8_0_crtc_load_lut(crtc);
2628 break;
2629 case DRM_MODE_DPMS_STANDBY:
2630 case DRM_MODE_DPMS_SUSPEND:
2631 case DRM_MODE_DPMS_OFF:
2632 drm_vblank_off(dev, amdgpu_crtc->crtc_id);
2633 if (amdgpu_crtc->enabled) {
2634 dce_v8_0_vga_enable(crtc, true);
2635 amdgpu_atombios_crtc_blank(crtc, ATOM_ENABLE);
2636 dce_v8_0_vga_enable(crtc, false);
2637 }
2638 amdgpu_atombios_crtc_enable(crtc, ATOM_DISABLE);
2639 amdgpu_crtc->enabled = false;
2640 break;
2641 }
2642 /* adjust pm to dpms */
2643 amdgpu_pm_compute_clocks(adev);
2644 }
2645
2646 static void dce_v8_0_crtc_prepare(struct drm_crtc *crtc)
2647 {
2648 /* disable crtc pair power gating before programming */
2649 amdgpu_atombios_crtc_powergate(crtc, ATOM_DISABLE);
2650 amdgpu_atombios_crtc_lock(crtc, ATOM_ENABLE);
2651 dce_v8_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2652 }
2653
2654 static void dce_v8_0_crtc_commit(struct drm_crtc *crtc)
2655 {
2656 dce_v8_0_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
2657 amdgpu_atombios_crtc_lock(crtc, ATOM_DISABLE);
2658 }
2659
2660 static void dce_v8_0_crtc_disable(struct drm_crtc *crtc)
2661 {
2662 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2663 struct drm_device *dev = crtc->dev;
2664 struct amdgpu_device *adev = dev->dev_private;
2665 struct amdgpu_atom_ss ss;
2666 int i;
2667
2668 dce_v8_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2669 if (crtc->primary->fb) {
2670 int r;
2671 struct amdgpu_framebuffer *amdgpu_fb;
2672 struct amdgpu_bo *rbo;
2673
2674 amdgpu_fb = to_amdgpu_framebuffer(crtc->primary->fb);
2675 rbo = gem_to_amdgpu_bo(amdgpu_fb->obj);
2676 r = amdgpu_bo_reserve(rbo, false);
2677 if (unlikely(r))
2678 DRM_ERROR("failed to reserve rbo before unpin\n");
2679 else {
2680 amdgpu_bo_unpin(rbo);
2681 amdgpu_bo_unreserve(rbo);
2682 }
2683 }
2684 /* disable the GRPH */
2685 dce_v8_0_grph_enable(crtc, false);
2686
2687 amdgpu_atombios_crtc_powergate(crtc, ATOM_ENABLE);
2688
2689 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2690 if (adev->mode_info.crtcs[i] &&
2691 adev->mode_info.crtcs[i]->enabled &&
2692 i != amdgpu_crtc->crtc_id &&
2693 amdgpu_crtc->pll_id == adev->mode_info.crtcs[i]->pll_id) {
2694 /* one other crtc is using this pll don't turn
2695 * off the pll
2696 */
2697 goto done;
2698 }
2699 }
2700
2701 switch (amdgpu_crtc->pll_id) {
2702 case ATOM_PPLL1:
2703 case ATOM_PPLL2:
2704 /* disable the ppll */
2705 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc->crtc_id, amdgpu_crtc->pll_id,
2706 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2707 break;
2708 case ATOM_PPLL0:
2709 /* disable the ppll */
2710 if ((adev->asic_type == CHIP_KAVERI) ||
2711 (adev->asic_type == CHIP_BONAIRE) ||
2712 (adev->asic_type == CHIP_HAWAII))
2713 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc->crtc_id, amdgpu_crtc->pll_id,
2714 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2715 break;
2716 default:
2717 break;
2718 }
2719 done:
2720 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2721 amdgpu_crtc->adjusted_clock = 0;
2722 amdgpu_crtc->encoder = NULL;
2723 amdgpu_crtc->connector = NULL;
2724 }
2725
2726 static int dce_v8_0_crtc_mode_set(struct drm_crtc *crtc,
2727 struct drm_display_mode *mode,
2728 struct drm_display_mode *adjusted_mode,
2729 int x, int y, struct drm_framebuffer *old_fb)
2730 {
2731 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2732
2733 if (!amdgpu_crtc->adjusted_clock)
2734 return -EINVAL;
2735
2736 amdgpu_atombios_crtc_set_pll(crtc, adjusted_mode);
2737 amdgpu_atombios_crtc_set_dtd_timing(crtc, adjusted_mode);
2738 dce_v8_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2739 amdgpu_atombios_crtc_overscan_setup(crtc, mode, adjusted_mode);
2740 amdgpu_atombios_crtc_scaler_setup(crtc);
2741 dce_v8_0_cursor_reset(crtc);
2742 /* update the hw version fpr dpm */
2743 amdgpu_crtc->hw_mode = *adjusted_mode;
2744
2745 return 0;
2746 }
2747
2748 static bool dce_v8_0_crtc_mode_fixup(struct drm_crtc *crtc,
2749 const struct drm_display_mode *mode,
2750 struct drm_display_mode *adjusted_mode)
2751 {
2752 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2753 struct drm_device *dev = crtc->dev;
2754 struct drm_encoder *encoder;
2755
2756 /* assign the encoder to the amdgpu crtc to avoid repeated lookups later */
2757 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2758 if (encoder->crtc == crtc) {
2759 amdgpu_crtc->encoder = encoder;
2760 amdgpu_crtc->connector = amdgpu_get_connector_for_encoder(encoder);
2761 break;
2762 }
2763 }
2764 if ((amdgpu_crtc->encoder == NULL) || (amdgpu_crtc->connector == NULL)) {
2765 amdgpu_crtc->encoder = NULL;
2766 amdgpu_crtc->connector = NULL;
2767 return false;
2768 }
2769 if (!amdgpu_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
2770 return false;
2771 if (amdgpu_atombios_crtc_prepare_pll(crtc, adjusted_mode))
2772 return false;
2773 /* pick pll */
2774 amdgpu_crtc->pll_id = dce_v8_0_pick_pll(crtc);
2775 /* if we can't get a PPLL for a non-DP encoder, fail */
2776 if ((amdgpu_crtc->pll_id == ATOM_PPLL_INVALID) &&
2777 !ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))
2778 return false;
2779
2780 return true;
2781 }
2782
2783 static int dce_v8_0_crtc_set_base(struct drm_crtc *crtc, int x, int y,
2784 struct drm_framebuffer *old_fb)
2785 {
2786 return dce_v8_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2787 }
2788
2789 static int dce_v8_0_crtc_set_base_atomic(struct drm_crtc *crtc,
2790 struct drm_framebuffer *fb,
2791 int x, int y, enum mode_set_atomic state)
2792 {
2793 return dce_v8_0_crtc_do_set_base(crtc, fb, x, y, 1);
2794 }
2795
2796 static const struct drm_crtc_helper_funcs dce_v8_0_crtc_helper_funcs = {
2797 .dpms = dce_v8_0_crtc_dpms,
2798 .mode_fixup = dce_v8_0_crtc_mode_fixup,
2799 .mode_set = dce_v8_0_crtc_mode_set,
2800 .mode_set_base = dce_v8_0_crtc_set_base,
2801 .mode_set_base_atomic = dce_v8_0_crtc_set_base_atomic,
2802 .prepare = dce_v8_0_crtc_prepare,
2803 .commit = dce_v8_0_crtc_commit,
2804 .load_lut = dce_v8_0_crtc_load_lut,
2805 .disable = dce_v8_0_crtc_disable,
2806 };
2807
2808 static int dce_v8_0_crtc_init(struct amdgpu_device *adev, int index)
2809 {
2810 struct amdgpu_crtc *amdgpu_crtc;
2811 int i;
2812
2813 amdgpu_crtc = kzalloc(sizeof(struct amdgpu_crtc) +
2814 (AMDGPUFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
2815 if (amdgpu_crtc == NULL)
2816 return -ENOMEM;
2817
2818 drm_crtc_init(adev->ddev, &amdgpu_crtc->base, &dce_v8_0_crtc_funcs);
2819
2820 drm_mode_crtc_set_gamma_size(&amdgpu_crtc->base, 256);
2821 amdgpu_crtc->crtc_id = index;
2822 adev->mode_info.crtcs[index] = amdgpu_crtc;
2823
2824 amdgpu_crtc->max_cursor_width = CIK_CURSOR_WIDTH;
2825 amdgpu_crtc->max_cursor_height = CIK_CURSOR_HEIGHT;
2826 adev->ddev->mode_config.cursor_width = amdgpu_crtc->max_cursor_width;
2827 adev->ddev->mode_config.cursor_height = amdgpu_crtc->max_cursor_height;
2828
2829 for (i = 0; i < 256; i++) {
2830 amdgpu_crtc->lut_r[i] = i << 2;
2831 amdgpu_crtc->lut_g[i] = i << 2;
2832 amdgpu_crtc->lut_b[i] = i << 2;
2833 }
2834
2835 amdgpu_crtc->crtc_offset = crtc_offsets[amdgpu_crtc->crtc_id];
2836
2837 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2838 amdgpu_crtc->adjusted_clock = 0;
2839 amdgpu_crtc->encoder = NULL;
2840 amdgpu_crtc->connector = NULL;
2841 drm_crtc_helper_add(&amdgpu_crtc->base, &dce_v8_0_crtc_helper_funcs);
2842
2843 return 0;
2844 }
2845
2846 static int dce_v8_0_early_init(void *handle)
2847 {
2848 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2849
2850 adev->audio_endpt_rreg = &dce_v8_0_audio_endpt_rreg;
2851 adev->audio_endpt_wreg = &dce_v8_0_audio_endpt_wreg;
2852
2853 dce_v8_0_set_display_funcs(adev);
2854 dce_v8_0_set_irq_funcs(adev);
2855
2856 switch (adev->asic_type) {
2857 case CHIP_BONAIRE:
2858 case CHIP_HAWAII:
2859 adev->mode_info.num_crtc = 6;
2860 adev->mode_info.num_hpd = 6;
2861 adev->mode_info.num_dig = 6;
2862 break;
2863 case CHIP_KAVERI:
2864 adev->mode_info.num_crtc = 4;
2865 adev->mode_info.num_hpd = 6;
2866 adev->mode_info.num_dig = 7;
2867 break;
2868 case CHIP_KABINI:
2869 case CHIP_MULLINS:
2870 adev->mode_info.num_crtc = 2;
2871 adev->mode_info.num_hpd = 6;
2872 adev->mode_info.num_dig = 6; /* ? */
2873 break;
2874 default:
2875 /* FIXME: not supported yet */
2876 return -EINVAL;
2877 }
2878
2879 return 0;
2880 }
2881
2882 static int dce_v8_0_sw_init(void *handle)
2883 {
2884 int r, i;
2885 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2886
2887 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2888 r = amdgpu_irq_add_id(adev, i + 1, &adev->crtc_irq);
2889 if (r)
2890 return r;
2891 }
2892
2893 for (i = 8; i < 20; i += 2) {
2894 r = amdgpu_irq_add_id(adev, i, &adev->pageflip_irq);
2895 if (r)
2896 return r;
2897 }
2898
2899 /* HPD hotplug */
2900 r = amdgpu_irq_add_id(adev, 42, &adev->hpd_irq);
2901 if (r)
2902 return r;
2903
2904 adev->ddev->mode_config.funcs = &amdgpu_mode_funcs;
2905
2906 adev->ddev->mode_config.max_width = 16384;
2907 adev->ddev->mode_config.max_height = 16384;
2908
2909 adev->ddev->mode_config.preferred_depth = 24;
2910 adev->ddev->mode_config.prefer_shadow = 1;
2911
2912 adev->ddev->mode_config.fb_base = adev->mc.aper_base;
2913
2914 r = amdgpu_modeset_create_props(adev);
2915 if (r)
2916 return r;
2917
2918 adev->ddev->mode_config.max_width = 16384;
2919 adev->ddev->mode_config.max_height = 16384;
2920
2921 /* allocate crtcs */
2922 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2923 r = dce_v8_0_crtc_init(adev, i);
2924 if (r)
2925 return r;
2926 }
2927
2928 if (amdgpu_atombios_get_connector_info_from_object_table(adev))
2929 amdgpu_print_display_setup(adev->ddev);
2930 else
2931 return -EINVAL;
2932
2933 /* setup afmt */
2934 r = dce_v8_0_afmt_init(adev);
2935 if (r)
2936 return r;
2937
2938 r = dce_v8_0_audio_init(adev);
2939 if (r)
2940 return r;
2941
2942 drm_kms_helper_poll_init(adev->ddev);
2943
2944 adev->mode_info.mode_config_initialized = true;
2945 return 0;
2946 }
2947
2948 static int dce_v8_0_sw_fini(void *handle)
2949 {
2950 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2951
2952 kfree(adev->mode_info.bios_hardcoded_edid);
2953
2954 drm_kms_helper_poll_fini(adev->ddev);
2955
2956 dce_v8_0_audio_fini(adev);
2957
2958 dce_v8_0_afmt_fini(adev);
2959
2960 drm_mode_config_cleanup(adev->ddev);
2961 adev->mode_info.mode_config_initialized = false;
2962
2963 return 0;
2964 }
2965
2966 static int dce_v8_0_hw_init(void *handle)
2967 {
2968 int i;
2969 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2970
2971 /* init dig PHYs, disp eng pll */
2972 amdgpu_atombios_encoder_init_dig(adev);
2973 amdgpu_atombios_crtc_set_disp_eng_pll(adev, adev->clock.default_dispclk);
2974
2975 /* initialize hpd */
2976 dce_v8_0_hpd_init(adev);
2977
2978 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
2979 dce_v8_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
2980 }
2981
2982 dce_v8_0_pageflip_interrupt_init(adev);
2983
2984 return 0;
2985 }
2986
2987 static int dce_v8_0_hw_fini(void *handle)
2988 {
2989 int i;
2990 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2991
2992 dce_v8_0_hpd_fini(adev);
2993
2994 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
2995 dce_v8_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
2996 }
2997
2998 dce_v8_0_pageflip_interrupt_fini(adev);
2999
3000 return 0;
3001 }
3002
3003 static int dce_v8_0_suspend(void *handle)
3004 {
3005 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3006
3007 amdgpu_atombios_scratch_regs_save(adev);
3008
3009 return dce_v8_0_hw_fini(handle);
3010 }
3011
3012 static int dce_v8_0_resume(void *handle)
3013 {
3014 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3015 int ret;
3016
3017 ret = dce_v8_0_hw_init(handle);
3018
3019 amdgpu_atombios_scratch_regs_restore(adev);
3020
3021 /* turn on the BL */
3022 if (adev->mode_info.bl_encoder) {
3023 u8 bl_level = amdgpu_display_backlight_get_level(adev,
3024 adev->mode_info.bl_encoder);
3025 amdgpu_display_backlight_set_level(adev, adev->mode_info.bl_encoder,
3026 bl_level);
3027 }
3028
3029 return ret;
3030 }
3031
3032 static bool dce_v8_0_is_idle(void *handle)
3033 {
3034 return true;
3035 }
3036
3037 static int dce_v8_0_wait_for_idle(void *handle)
3038 {
3039 return 0;
3040 }
3041
3042 static void dce_v8_0_print_status(void *handle)
3043 {
3044 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3045
3046 dev_info(adev->dev, "DCE 8.x registers\n");
3047 /* XXX todo */
3048 }
3049
3050 static int dce_v8_0_soft_reset(void *handle)
3051 {
3052 u32 srbm_soft_reset = 0, tmp;
3053 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3054
3055 if (dce_v8_0_is_display_hung(adev))
3056 srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_DC_MASK;
3057
3058 if (srbm_soft_reset) {
3059 dce_v8_0_print_status((void *)adev);
3060
3061 tmp = RREG32(mmSRBM_SOFT_RESET);
3062 tmp |= srbm_soft_reset;
3063 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
3064 WREG32(mmSRBM_SOFT_RESET, tmp);
3065 tmp = RREG32(mmSRBM_SOFT_RESET);
3066
3067 udelay(50);
3068
3069 tmp &= ~srbm_soft_reset;
3070 WREG32(mmSRBM_SOFT_RESET, tmp);
3071 tmp = RREG32(mmSRBM_SOFT_RESET);
3072
3073 /* Wait a little for things to settle down */
3074 udelay(50);
3075 dce_v8_0_print_status((void *)adev);
3076 }
3077 return 0;
3078 }
3079
3080 static void dce_v8_0_set_crtc_vblank_interrupt_state(struct amdgpu_device *adev,
3081 int crtc,
3082 enum amdgpu_interrupt_state state)
3083 {
3084 u32 reg_block, lb_interrupt_mask;
3085
3086 if (crtc >= adev->mode_info.num_crtc) {
3087 DRM_DEBUG("invalid crtc %d\n", crtc);
3088 return;
3089 }
3090
3091 switch (crtc) {
3092 case 0:
3093 reg_block = CRTC0_REGISTER_OFFSET;
3094 break;
3095 case 1:
3096 reg_block = CRTC1_REGISTER_OFFSET;
3097 break;
3098 case 2:
3099 reg_block = CRTC2_REGISTER_OFFSET;
3100 break;
3101 case 3:
3102 reg_block = CRTC3_REGISTER_OFFSET;
3103 break;
3104 case 4:
3105 reg_block = CRTC4_REGISTER_OFFSET;
3106 break;
3107 case 5:
3108 reg_block = CRTC5_REGISTER_OFFSET;
3109 break;
3110 default:
3111 DRM_DEBUG("invalid crtc %d\n", crtc);
3112 return;
3113 }
3114
3115 switch (state) {
3116 case AMDGPU_IRQ_STATE_DISABLE:
3117 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + reg_block);
3118 lb_interrupt_mask &= ~LB_INTERRUPT_MASK__VBLANK_INTERRUPT_MASK_MASK;
3119 WREG32(mmLB_INTERRUPT_MASK + reg_block, lb_interrupt_mask);
3120 break;
3121 case AMDGPU_IRQ_STATE_ENABLE:
3122 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + reg_block);
3123 lb_interrupt_mask |= LB_INTERRUPT_MASK__VBLANK_INTERRUPT_MASK_MASK;
3124 WREG32(mmLB_INTERRUPT_MASK + reg_block, lb_interrupt_mask);
3125 break;
3126 default:
3127 break;
3128 }
3129 }
3130
3131 static void dce_v8_0_set_crtc_vline_interrupt_state(struct amdgpu_device *adev,
3132 int crtc,
3133 enum amdgpu_interrupt_state state)
3134 {
3135 u32 reg_block, lb_interrupt_mask;
3136
3137 if (crtc >= adev->mode_info.num_crtc) {
3138 DRM_DEBUG("invalid crtc %d\n", crtc);
3139 return;
3140 }
3141
3142 switch (crtc) {
3143 case 0:
3144 reg_block = CRTC0_REGISTER_OFFSET;
3145 break;
3146 case 1:
3147 reg_block = CRTC1_REGISTER_OFFSET;
3148 break;
3149 case 2:
3150 reg_block = CRTC2_REGISTER_OFFSET;
3151 break;
3152 case 3:
3153 reg_block = CRTC3_REGISTER_OFFSET;
3154 break;
3155 case 4:
3156 reg_block = CRTC4_REGISTER_OFFSET;
3157 break;
3158 case 5:
3159 reg_block = CRTC5_REGISTER_OFFSET;
3160 break;
3161 default:
3162 DRM_DEBUG("invalid crtc %d\n", crtc);
3163 return;
3164 }
3165
3166 switch (state) {
3167 case AMDGPU_IRQ_STATE_DISABLE:
3168 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + reg_block);
3169 lb_interrupt_mask &= ~LB_INTERRUPT_MASK__VLINE_INTERRUPT_MASK_MASK;
3170 WREG32(mmLB_INTERRUPT_MASK + reg_block, lb_interrupt_mask);
3171 break;
3172 case AMDGPU_IRQ_STATE_ENABLE:
3173 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + reg_block);
3174 lb_interrupt_mask |= LB_INTERRUPT_MASK__VLINE_INTERRUPT_MASK_MASK;
3175 WREG32(mmLB_INTERRUPT_MASK + reg_block, lb_interrupt_mask);
3176 break;
3177 default:
3178 break;
3179 }
3180 }
3181
3182 static int dce_v8_0_set_hpd_interrupt_state(struct amdgpu_device *adev,
3183 struct amdgpu_irq_src *src,
3184 unsigned type,
3185 enum amdgpu_interrupt_state state)
3186 {
3187 u32 dc_hpd_int_cntl_reg, dc_hpd_int_cntl;
3188
3189 switch (type) {
3190 case AMDGPU_HPD_1:
3191 dc_hpd_int_cntl_reg = mmDC_HPD1_INT_CONTROL;
3192 break;
3193 case AMDGPU_HPD_2:
3194 dc_hpd_int_cntl_reg = mmDC_HPD2_INT_CONTROL;
3195 break;
3196 case AMDGPU_HPD_3:
3197 dc_hpd_int_cntl_reg = mmDC_HPD3_INT_CONTROL;
3198 break;
3199 case AMDGPU_HPD_4:
3200 dc_hpd_int_cntl_reg = mmDC_HPD4_INT_CONTROL;
3201 break;
3202 case AMDGPU_HPD_5:
3203 dc_hpd_int_cntl_reg = mmDC_HPD5_INT_CONTROL;
3204 break;
3205 case AMDGPU_HPD_6:
3206 dc_hpd_int_cntl_reg = mmDC_HPD6_INT_CONTROL;
3207 break;
3208 default:
3209 DRM_DEBUG("invalid hdp %d\n", type);
3210 return 0;
3211 }
3212
3213 switch (state) {
3214 case AMDGPU_IRQ_STATE_DISABLE:
3215 dc_hpd_int_cntl = RREG32(dc_hpd_int_cntl_reg);
3216 dc_hpd_int_cntl &= ~DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK;
3217 WREG32(dc_hpd_int_cntl_reg, dc_hpd_int_cntl);
3218 break;
3219 case AMDGPU_IRQ_STATE_ENABLE:
3220 dc_hpd_int_cntl = RREG32(dc_hpd_int_cntl_reg);
3221 dc_hpd_int_cntl |= DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK;
3222 WREG32(dc_hpd_int_cntl_reg, dc_hpd_int_cntl);
3223 break;
3224 default:
3225 break;
3226 }
3227
3228 return 0;
3229 }
3230
3231 static int dce_v8_0_set_crtc_interrupt_state(struct amdgpu_device *adev,
3232 struct amdgpu_irq_src *src,
3233 unsigned type,
3234 enum amdgpu_interrupt_state state)
3235 {
3236 switch (type) {
3237 case AMDGPU_CRTC_IRQ_VBLANK1:
3238 dce_v8_0_set_crtc_vblank_interrupt_state(adev, 0, state);
3239 break;
3240 case AMDGPU_CRTC_IRQ_VBLANK2:
3241 dce_v8_0_set_crtc_vblank_interrupt_state(adev, 1, state);
3242 break;
3243 case AMDGPU_CRTC_IRQ_VBLANK3:
3244 dce_v8_0_set_crtc_vblank_interrupt_state(adev, 2, state);
3245 break;
3246 case AMDGPU_CRTC_IRQ_VBLANK4:
3247 dce_v8_0_set_crtc_vblank_interrupt_state(adev, 3, state);
3248 break;
3249 case AMDGPU_CRTC_IRQ_VBLANK5:
3250 dce_v8_0_set_crtc_vblank_interrupt_state(adev, 4, state);
3251 break;
3252 case AMDGPU_CRTC_IRQ_VBLANK6:
3253 dce_v8_0_set_crtc_vblank_interrupt_state(adev, 5, state);
3254 break;
3255 case AMDGPU_CRTC_IRQ_VLINE1:
3256 dce_v8_0_set_crtc_vline_interrupt_state(adev, 0, state);
3257 break;
3258 case AMDGPU_CRTC_IRQ_VLINE2:
3259 dce_v8_0_set_crtc_vline_interrupt_state(adev, 1, state);
3260 break;
3261 case AMDGPU_CRTC_IRQ_VLINE3:
3262 dce_v8_0_set_crtc_vline_interrupt_state(adev, 2, state);
3263 break;
3264 case AMDGPU_CRTC_IRQ_VLINE4:
3265 dce_v8_0_set_crtc_vline_interrupt_state(adev, 3, state);
3266 break;
3267 case AMDGPU_CRTC_IRQ_VLINE5:
3268 dce_v8_0_set_crtc_vline_interrupt_state(adev, 4, state);
3269 break;
3270 case AMDGPU_CRTC_IRQ_VLINE6:
3271 dce_v8_0_set_crtc_vline_interrupt_state(adev, 5, state);
3272 break;
3273 default:
3274 break;
3275 }
3276 return 0;
3277 }
3278
3279 static int dce_v8_0_crtc_irq(struct amdgpu_device *adev,
3280 struct amdgpu_irq_src *source,
3281 struct amdgpu_iv_entry *entry)
3282 {
3283 unsigned crtc = entry->src_id - 1;
3284 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg);
3285 unsigned irq_type = amdgpu_crtc_idx_to_irq_type(adev, crtc);
3286
3287 switch (entry->src_data) {
3288 case 0: /* vblank */
3289 if (disp_int & interrupt_status_offsets[crtc].vblank)
3290 WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], LB_VBLANK_STATUS__VBLANK_ACK_MASK);
3291 else
3292 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3293
3294 if (amdgpu_irq_enabled(adev, source, irq_type)) {
3295 drm_handle_vblank(adev->ddev, crtc);
3296 }
3297 DRM_DEBUG("IH: D%d vblank\n", crtc + 1);
3298
3299 break;
3300 case 1: /* vline */
3301 if (disp_int & interrupt_status_offsets[crtc].vline)
3302 WREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc], LB_VLINE_STATUS__VLINE_ACK_MASK);
3303 else
3304 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3305
3306 DRM_DEBUG("IH: D%d vline\n", crtc + 1);
3307
3308 break;
3309 default:
3310 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data);
3311 break;
3312 }
3313
3314 return 0;
3315 }
3316
3317 static int dce_v8_0_set_pageflip_interrupt_state(struct amdgpu_device *adev,
3318 struct amdgpu_irq_src *src,
3319 unsigned type,
3320 enum amdgpu_interrupt_state state)
3321 {
3322 u32 reg;
3323
3324 if (type >= adev->mode_info.num_crtc) {
3325 DRM_ERROR("invalid pageflip crtc %d\n", type);
3326 return -EINVAL;
3327 }
3328
3329 reg = RREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type]);
3330 if (state == AMDGPU_IRQ_STATE_DISABLE)
3331 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3332 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3333 else
3334 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3335 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3336
3337 return 0;
3338 }
3339
3340 static int dce_v8_0_pageflip_irq(struct amdgpu_device *adev,
3341 struct amdgpu_irq_src *source,
3342 struct amdgpu_iv_entry *entry)
3343 {
3344 unsigned long flags;
3345 unsigned crtc_id;
3346 struct amdgpu_crtc *amdgpu_crtc;
3347 struct amdgpu_flip_work *works;
3348
3349 crtc_id = (entry->src_id - 8) >> 1;
3350 amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
3351
3352 if (crtc_id >= adev->mode_info.num_crtc) {
3353 DRM_ERROR("invalid pageflip crtc %d\n", crtc_id);
3354 return -EINVAL;
3355 }
3356
3357 if (RREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id]) &
3358 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK)
3359 WREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id],
3360 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK);
3361
3362 /* IRQ could occur when in initial stage */
3363 if (amdgpu_crtc == NULL)
3364 return 0;
3365
3366 spin_lock_irqsave(&adev->ddev->event_lock, flags);
3367 works = amdgpu_crtc->pflip_works;
3368 if (amdgpu_crtc->pflip_status != AMDGPU_FLIP_SUBMITTED){
3369 DRM_DEBUG_DRIVER("amdgpu_crtc->pflip_status = %d != "
3370 "AMDGPU_FLIP_SUBMITTED(%d)\n",
3371 amdgpu_crtc->pflip_status,
3372 AMDGPU_FLIP_SUBMITTED);
3373 spin_unlock_irqrestore(&adev->ddev->event_lock, flags);
3374 return 0;
3375 }
3376
3377 /* page flip completed. clean up */
3378 amdgpu_crtc->pflip_status = AMDGPU_FLIP_NONE;
3379 amdgpu_crtc->pflip_works = NULL;
3380
3381 /* wakeup usersapce */
3382 if (works->event)
3383 drm_send_vblank_event(adev->ddev, crtc_id, works->event);
3384
3385 spin_unlock_irqrestore(&adev->ddev->event_lock, flags);
3386
3387 drm_vblank_put(adev->ddev, amdgpu_crtc->crtc_id);
3388 schedule_work(&works->unpin_work);
3389
3390 return 0;
3391 }
3392
3393 static int dce_v8_0_hpd_irq(struct amdgpu_device *adev,
3394 struct amdgpu_irq_src *source,
3395 struct amdgpu_iv_entry *entry)
3396 {
3397 uint32_t disp_int, mask, int_control, tmp;
3398 unsigned hpd;
3399
3400 if (entry->src_data >= adev->mode_info.num_hpd) {
3401 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data);
3402 return 0;
3403 }
3404
3405 hpd = entry->src_data;
3406 disp_int = RREG32(interrupt_status_offsets[hpd].reg);
3407 mask = interrupt_status_offsets[hpd].hpd;
3408 int_control = hpd_int_control_offsets[hpd];
3409
3410 if (disp_int & mask) {
3411 tmp = RREG32(int_control);
3412 tmp |= DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK_MASK;
3413 WREG32(int_control, tmp);
3414 schedule_work(&adev->hotplug_work);
3415 DRM_DEBUG("IH: HPD%d\n", hpd + 1);
3416 }
3417
3418 return 0;
3419
3420 }
3421
3422 static int dce_v8_0_set_clockgating_state(void *handle,
3423 enum amd_clockgating_state state)
3424 {
3425 return 0;
3426 }
3427
3428 static int dce_v8_0_set_powergating_state(void *handle,
3429 enum amd_powergating_state state)
3430 {
3431 return 0;
3432 }
3433
3434 const struct amd_ip_funcs dce_v8_0_ip_funcs = {
3435 .early_init = dce_v8_0_early_init,
3436 .late_init = NULL,
3437 .sw_init = dce_v8_0_sw_init,
3438 .sw_fini = dce_v8_0_sw_fini,
3439 .hw_init = dce_v8_0_hw_init,
3440 .hw_fini = dce_v8_0_hw_fini,
3441 .suspend = dce_v8_0_suspend,
3442 .resume = dce_v8_0_resume,
3443 .is_idle = dce_v8_0_is_idle,
3444 .wait_for_idle = dce_v8_0_wait_for_idle,
3445 .soft_reset = dce_v8_0_soft_reset,
3446 .print_status = dce_v8_0_print_status,
3447 .set_clockgating_state = dce_v8_0_set_clockgating_state,
3448 .set_powergating_state = dce_v8_0_set_powergating_state,
3449 };
3450
3451 static void
3452 dce_v8_0_encoder_mode_set(struct drm_encoder *encoder,
3453 struct drm_display_mode *mode,
3454 struct drm_display_mode *adjusted_mode)
3455 {
3456 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3457
3458 amdgpu_encoder->pixel_clock = adjusted_mode->clock;
3459
3460 /* need to call this here rather than in prepare() since we need some crtc info */
3461 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3462
3463 /* set scaler clears this on some chips */
3464 dce_v8_0_set_interleave(encoder->crtc, mode);
3465
3466 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) {
3467 dce_v8_0_afmt_enable(encoder, true);
3468 dce_v8_0_afmt_setmode(encoder, adjusted_mode);
3469 }
3470 }
3471
3472 static void dce_v8_0_encoder_prepare(struct drm_encoder *encoder)
3473 {
3474 struct amdgpu_device *adev = encoder->dev->dev_private;
3475 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3476 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
3477
3478 if ((amdgpu_encoder->active_device &
3479 (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
3480 (amdgpu_encoder_get_dp_bridge_encoder_id(encoder) !=
3481 ENCODER_OBJECT_ID_NONE)) {
3482 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
3483 if (dig) {
3484 dig->dig_encoder = dce_v8_0_pick_dig_encoder(encoder);
3485 if (amdgpu_encoder->active_device & ATOM_DEVICE_DFP_SUPPORT)
3486 dig->afmt = adev->mode_info.afmt[dig->dig_encoder];
3487 }
3488 }
3489
3490 amdgpu_atombios_scratch_regs_lock(adev, true);
3491
3492 if (connector) {
3493 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
3494
3495 /* select the clock/data port if it uses a router */
3496 if (amdgpu_connector->router.cd_valid)
3497 amdgpu_i2c_router_select_cd_port(amdgpu_connector);
3498
3499 /* turn eDP panel on for mode set */
3500 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
3501 amdgpu_atombios_encoder_set_edp_panel_power(connector,
3502 ATOM_TRANSMITTER_ACTION_POWER_ON);
3503 }
3504
3505 /* this is needed for the pll/ss setup to work correctly in some cases */
3506 amdgpu_atombios_encoder_set_crtc_source(encoder);
3507 /* set up the FMT blocks */
3508 dce_v8_0_program_fmt(encoder);
3509 }
3510
3511 static void dce_v8_0_encoder_commit(struct drm_encoder *encoder)
3512 {
3513 struct drm_device *dev = encoder->dev;
3514 struct amdgpu_device *adev = dev->dev_private;
3515
3516 /* need to call this here as we need the crtc set up */
3517 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_ON);
3518 amdgpu_atombios_scratch_regs_lock(adev, false);
3519 }
3520
3521 static void dce_v8_0_encoder_disable(struct drm_encoder *encoder)
3522 {
3523 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3524 struct amdgpu_encoder_atom_dig *dig;
3525
3526 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3527
3528 if (amdgpu_atombios_encoder_is_digital(encoder)) {
3529 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI)
3530 dce_v8_0_afmt_enable(encoder, false);
3531 dig = amdgpu_encoder->enc_priv;
3532 dig->dig_encoder = -1;
3533 }
3534 amdgpu_encoder->active_device = 0;
3535 }
3536
3537 /* these are handled by the primary encoders */
3538 static void dce_v8_0_ext_prepare(struct drm_encoder *encoder)
3539 {
3540
3541 }
3542
3543 static void dce_v8_0_ext_commit(struct drm_encoder *encoder)
3544 {
3545
3546 }
3547
3548 static void
3549 dce_v8_0_ext_mode_set(struct drm_encoder *encoder,
3550 struct drm_display_mode *mode,
3551 struct drm_display_mode *adjusted_mode)
3552 {
3553
3554 }
3555
3556 static void dce_v8_0_ext_disable(struct drm_encoder *encoder)
3557 {
3558
3559 }
3560
3561 static void
3562 dce_v8_0_ext_dpms(struct drm_encoder *encoder, int mode)
3563 {
3564
3565 }
3566
3567 static const struct drm_encoder_helper_funcs dce_v8_0_ext_helper_funcs = {
3568 .dpms = dce_v8_0_ext_dpms,
3569 .prepare = dce_v8_0_ext_prepare,
3570 .mode_set = dce_v8_0_ext_mode_set,
3571 .commit = dce_v8_0_ext_commit,
3572 .disable = dce_v8_0_ext_disable,
3573 /* no detect for TMDS/LVDS yet */
3574 };
3575
3576 static const struct drm_encoder_helper_funcs dce_v8_0_dig_helper_funcs = {
3577 .dpms = amdgpu_atombios_encoder_dpms,
3578 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3579 .prepare = dce_v8_0_encoder_prepare,
3580 .mode_set = dce_v8_0_encoder_mode_set,
3581 .commit = dce_v8_0_encoder_commit,
3582 .disable = dce_v8_0_encoder_disable,
3583 .detect = amdgpu_atombios_encoder_dig_detect,
3584 };
3585
3586 static const struct drm_encoder_helper_funcs dce_v8_0_dac_helper_funcs = {
3587 .dpms = amdgpu_atombios_encoder_dpms,
3588 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3589 .prepare = dce_v8_0_encoder_prepare,
3590 .mode_set = dce_v8_0_encoder_mode_set,
3591 .commit = dce_v8_0_encoder_commit,
3592 .detect = amdgpu_atombios_encoder_dac_detect,
3593 };
3594
3595 static void dce_v8_0_encoder_destroy(struct drm_encoder *encoder)
3596 {
3597 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3598 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3599 amdgpu_atombios_encoder_fini_backlight(amdgpu_encoder);
3600 kfree(amdgpu_encoder->enc_priv);
3601 drm_encoder_cleanup(encoder);
3602 kfree(amdgpu_encoder);
3603 }
3604
3605 static const struct drm_encoder_funcs dce_v8_0_encoder_funcs = {
3606 .destroy = dce_v8_0_encoder_destroy,
3607 };
3608
3609 static void dce_v8_0_encoder_add(struct amdgpu_device *adev,
3610 uint32_t encoder_enum,
3611 uint32_t supported_device,
3612 u16 caps)
3613 {
3614 struct drm_device *dev = adev->ddev;
3615 struct drm_encoder *encoder;
3616 struct amdgpu_encoder *amdgpu_encoder;
3617
3618 /* see if we already added it */
3619 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
3620 amdgpu_encoder = to_amdgpu_encoder(encoder);
3621 if (amdgpu_encoder->encoder_enum == encoder_enum) {
3622 amdgpu_encoder->devices |= supported_device;
3623 return;
3624 }
3625
3626 }
3627
3628 /* add a new one */
3629 amdgpu_encoder = kzalloc(sizeof(struct amdgpu_encoder), GFP_KERNEL);
3630 if (!amdgpu_encoder)
3631 return;
3632
3633 encoder = &amdgpu_encoder->base;
3634 switch (adev->mode_info.num_crtc) {
3635 case 1:
3636 encoder->possible_crtcs = 0x1;
3637 break;
3638 case 2:
3639 default:
3640 encoder->possible_crtcs = 0x3;
3641 break;
3642 case 4:
3643 encoder->possible_crtcs = 0xf;
3644 break;
3645 case 6:
3646 encoder->possible_crtcs = 0x3f;
3647 break;
3648 }
3649
3650 amdgpu_encoder->enc_priv = NULL;
3651
3652 amdgpu_encoder->encoder_enum = encoder_enum;
3653 amdgpu_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
3654 amdgpu_encoder->devices = supported_device;
3655 amdgpu_encoder->rmx_type = RMX_OFF;
3656 amdgpu_encoder->underscan_type = UNDERSCAN_OFF;
3657 amdgpu_encoder->is_ext_encoder = false;
3658 amdgpu_encoder->caps = caps;
3659
3660 switch (amdgpu_encoder->encoder_id) {
3661 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
3662 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
3663 drm_encoder_init(dev, encoder, &dce_v8_0_encoder_funcs,
3664 DRM_MODE_ENCODER_DAC, NULL);
3665 drm_encoder_helper_add(encoder, &dce_v8_0_dac_helper_funcs);
3666 break;
3667 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
3668 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
3669 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
3670 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
3671 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3672 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
3673 amdgpu_encoder->rmx_type = RMX_FULL;
3674 drm_encoder_init(dev, encoder, &dce_v8_0_encoder_funcs,
3675 DRM_MODE_ENCODER_LVDS, NULL);
3676 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_lcd_info(amdgpu_encoder);
3677 } else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
3678 drm_encoder_init(dev, encoder, &dce_v8_0_encoder_funcs,
3679 DRM_MODE_ENCODER_DAC, NULL);
3680 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3681 } else {
3682 drm_encoder_init(dev, encoder, &dce_v8_0_encoder_funcs,
3683 DRM_MODE_ENCODER_TMDS, NULL);
3684 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3685 }
3686 drm_encoder_helper_add(encoder, &dce_v8_0_dig_helper_funcs);
3687 break;
3688 case ENCODER_OBJECT_ID_SI170B:
3689 case ENCODER_OBJECT_ID_CH7303:
3690 case ENCODER_OBJECT_ID_EXTERNAL_SDVOA:
3691 case ENCODER_OBJECT_ID_EXTERNAL_SDVOB:
3692 case ENCODER_OBJECT_ID_TITFP513:
3693 case ENCODER_OBJECT_ID_VT1623:
3694 case ENCODER_OBJECT_ID_HDMI_SI1930:
3695 case ENCODER_OBJECT_ID_TRAVIS:
3696 case ENCODER_OBJECT_ID_NUTMEG:
3697 /* these are handled by the primary encoders */
3698 amdgpu_encoder->is_ext_encoder = true;
3699 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3700 drm_encoder_init(dev, encoder, &dce_v8_0_encoder_funcs,
3701 DRM_MODE_ENCODER_LVDS, NULL);
3702 else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT))
3703 drm_encoder_init(dev, encoder, &dce_v8_0_encoder_funcs,
3704 DRM_MODE_ENCODER_DAC, NULL);
3705 else
3706 drm_encoder_init(dev, encoder, &dce_v8_0_encoder_funcs,
3707 DRM_MODE_ENCODER_TMDS, NULL);
3708 drm_encoder_helper_add(encoder, &dce_v8_0_ext_helper_funcs);
3709 break;
3710 }
3711 }
3712
3713 static const struct amdgpu_display_funcs dce_v8_0_display_funcs = {
3714 .set_vga_render_state = &dce_v8_0_set_vga_render_state,
3715 .bandwidth_update = &dce_v8_0_bandwidth_update,
3716 .vblank_get_counter = &dce_v8_0_vblank_get_counter,
3717 .vblank_wait = &dce_v8_0_vblank_wait,
3718 .is_display_hung = &dce_v8_0_is_display_hung,
3719 .backlight_set_level = &amdgpu_atombios_encoder_set_backlight_level,
3720 .backlight_get_level = &amdgpu_atombios_encoder_get_backlight_level,
3721 .hpd_sense = &dce_v8_0_hpd_sense,
3722 .hpd_set_polarity = &dce_v8_0_hpd_set_polarity,
3723 .hpd_get_gpio_reg = &dce_v8_0_hpd_get_gpio_reg,
3724 .page_flip = &dce_v8_0_page_flip,
3725 .page_flip_get_scanoutpos = &dce_v8_0_crtc_get_scanoutpos,
3726 .add_encoder = &dce_v8_0_encoder_add,
3727 .add_connector = &amdgpu_connector_add,
3728 .stop_mc_access = &dce_v8_0_stop_mc_access,
3729 .resume_mc_access = &dce_v8_0_resume_mc_access,
3730 };
3731
3732 static void dce_v8_0_set_display_funcs(struct amdgpu_device *adev)
3733 {
3734 if (adev->mode_info.funcs == NULL)
3735 adev->mode_info.funcs = &dce_v8_0_display_funcs;
3736 }
3737
3738 static const struct amdgpu_irq_src_funcs dce_v8_0_crtc_irq_funcs = {
3739 .set = dce_v8_0_set_crtc_interrupt_state,
3740 .process = dce_v8_0_crtc_irq,
3741 };
3742
3743 static const struct amdgpu_irq_src_funcs dce_v8_0_pageflip_irq_funcs = {
3744 .set = dce_v8_0_set_pageflip_interrupt_state,
3745 .process = dce_v8_0_pageflip_irq,
3746 };
3747
3748 static const struct amdgpu_irq_src_funcs dce_v8_0_hpd_irq_funcs = {
3749 .set = dce_v8_0_set_hpd_interrupt_state,
3750 .process = dce_v8_0_hpd_irq,
3751 };
3752
3753 static void dce_v8_0_set_irq_funcs(struct amdgpu_device *adev)
3754 {
3755 adev->crtc_irq.num_types = AMDGPU_CRTC_IRQ_LAST;
3756 adev->crtc_irq.funcs = &dce_v8_0_crtc_irq_funcs;
3757
3758 adev->pageflip_irq.num_types = AMDGPU_PAGEFLIP_IRQ_LAST;
3759 adev->pageflip_irq.funcs = &dce_v8_0_pageflip_irq_funcs;
3760
3761 adev->hpd_irq.num_types = AMDGPU_HPD_LAST;
3762 adev->hpd_irq.funcs = &dce_v8_0_hpd_irq_funcs;
3763 }
Linux kernel - Deliverables
This page took 0.146251 seconds and 5 git commands to generate.