2 * Copyright © 2006-2007 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
24 * Eric Anholt <eric@anholt.net>
27 #include <linux/dmi.h>
28 #include <linux/module.h>
29 #include <linux/input.h>
30 #include <linux/i2c.h>
31 #include <linux/kernel.h>
32 #include <linux/slab.h>
33 #include <linux/vgaarb.h>
34 #include <drm/drm_edid.h>
36 #include "intel_drv.h"
39 #include "i915_trace.h"
40 #include "drm_dp_helper.h"
41 #include "drm_crtc_helper.h"
42 #include <linux/dma_remapping.h>
44 #define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
46 bool intel_pipe_has_type(struct drm_crtc
*crtc
, int type
);
47 static void intel_increase_pllclock(struct drm_crtc
*crtc
);
48 static void intel_crtc_update_cursor(struct drm_crtc
*crtc
, bool on
);
71 #define INTEL_P2_NUM 2
72 typedef struct intel_limit intel_limit_t
;
74 intel_range_t dot
, vco
, n
, m
, m1
, m2
, p
, p1
;
76 bool (* find_pll
)(const intel_limit_t
*, struct drm_crtc
*,
77 int, int, intel_clock_t
*, intel_clock_t
*);
81 #define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */
84 intel_find_best_PLL(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
85 int target
, int refclk
, intel_clock_t
*match_clock
,
86 intel_clock_t
*best_clock
);
88 intel_g4x_find_best_PLL(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
89 int target
, int refclk
, intel_clock_t
*match_clock
,
90 intel_clock_t
*best_clock
);
93 intel_find_pll_g4x_dp(const intel_limit_t
*, struct drm_crtc
*crtc
,
94 int target
, int refclk
, intel_clock_t
*match_clock
,
95 intel_clock_t
*best_clock
);
97 intel_find_pll_ironlake_dp(const intel_limit_t
*, struct drm_crtc
*crtc
,
98 int target
, int refclk
, intel_clock_t
*match_clock
,
99 intel_clock_t
*best_clock
);
102 intel_vlv_find_best_pll(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
103 int target
, int refclk
, intel_clock_t
*match_clock
,
104 intel_clock_t
*best_clock
);
106 static inline u32
/* units of 100MHz */
107 intel_fdi_link_freq(struct drm_device
*dev
)
110 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
111 return (I915_READ(FDI_PLL_BIOS_0
) & FDI_PLL_FB_CLOCK_MASK
) + 2;
116 static const intel_limit_t intel_limits_i8xx_dvo
= {
117 .dot
= { .min
= 25000, .max
= 350000 },
118 .vco
= { .min
= 930000, .max
= 1400000 },
119 .n
= { .min
= 3, .max
= 16 },
120 .m
= { .min
= 96, .max
= 140 },
121 .m1
= { .min
= 18, .max
= 26 },
122 .m2
= { .min
= 6, .max
= 16 },
123 .p
= { .min
= 4, .max
= 128 },
124 .p1
= { .min
= 2, .max
= 33 },
125 .p2
= { .dot_limit
= 165000,
126 .p2_slow
= 4, .p2_fast
= 2 },
127 .find_pll
= intel_find_best_PLL
,
130 static const intel_limit_t intel_limits_i8xx_lvds
= {
131 .dot
= { .min
= 25000, .max
= 350000 },
132 .vco
= { .min
= 930000, .max
= 1400000 },
133 .n
= { .min
= 3, .max
= 16 },
134 .m
= { .min
= 96, .max
= 140 },
135 .m1
= { .min
= 18, .max
= 26 },
136 .m2
= { .min
= 6, .max
= 16 },
137 .p
= { .min
= 4, .max
= 128 },
138 .p1
= { .min
= 1, .max
= 6 },
139 .p2
= { .dot_limit
= 165000,
140 .p2_slow
= 14, .p2_fast
= 7 },
141 .find_pll
= intel_find_best_PLL
,
144 static const intel_limit_t intel_limits_i9xx_sdvo
= {
145 .dot
= { .min
= 20000, .max
= 400000 },
146 .vco
= { .min
= 1400000, .max
= 2800000 },
147 .n
= { .min
= 1, .max
= 6 },
148 .m
= { .min
= 70, .max
= 120 },
149 .m1
= { .min
= 10, .max
= 22 },
150 .m2
= { .min
= 5, .max
= 9 },
151 .p
= { .min
= 5, .max
= 80 },
152 .p1
= { .min
= 1, .max
= 8 },
153 .p2
= { .dot_limit
= 200000,
154 .p2_slow
= 10, .p2_fast
= 5 },
155 .find_pll
= intel_find_best_PLL
,
158 static const intel_limit_t intel_limits_i9xx_lvds
= {
159 .dot
= { .min
= 20000, .max
= 400000 },
160 .vco
= { .min
= 1400000, .max
= 2800000 },
161 .n
= { .min
= 1, .max
= 6 },
162 .m
= { .min
= 70, .max
= 120 },
163 .m1
= { .min
= 10, .max
= 22 },
164 .m2
= { .min
= 5, .max
= 9 },
165 .p
= { .min
= 7, .max
= 98 },
166 .p1
= { .min
= 1, .max
= 8 },
167 .p2
= { .dot_limit
= 112000,
168 .p2_slow
= 14, .p2_fast
= 7 },
169 .find_pll
= intel_find_best_PLL
,
173 static const intel_limit_t intel_limits_g4x_sdvo
= {
174 .dot
= { .min
= 25000, .max
= 270000 },
175 .vco
= { .min
= 1750000, .max
= 3500000},
176 .n
= { .min
= 1, .max
= 4 },
177 .m
= { .min
= 104, .max
= 138 },
178 .m1
= { .min
= 17, .max
= 23 },
179 .m2
= { .min
= 5, .max
= 11 },
180 .p
= { .min
= 10, .max
= 30 },
181 .p1
= { .min
= 1, .max
= 3},
182 .p2
= { .dot_limit
= 270000,
186 .find_pll
= intel_g4x_find_best_PLL
,
189 static const intel_limit_t intel_limits_g4x_hdmi
= {
190 .dot
= { .min
= 22000, .max
= 400000 },
191 .vco
= { .min
= 1750000, .max
= 3500000},
192 .n
= { .min
= 1, .max
= 4 },
193 .m
= { .min
= 104, .max
= 138 },
194 .m1
= { .min
= 16, .max
= 23 },
195 .m2
= { .min
= 5, .max
= 11 },
196 .p
= { .min
= 5, .max
= 80 },
197 .p1
= { .min
= 1, .max
= 8},
198 .p2
= { .dot_limit
= 165000,
199 .p2_slow
= 10, .p2_fast
= 5 },
200 .find_pll
= intel_g4x_find_best_PLL
,
203 static const intel_limit_t intel_limits_g4x_single_channel_lvds
= {
204 .dot
= { .min
= 20000, .max
= 115000 },
205 .vco
= { .min
= 1750000, .max
= 3500000 },
206 .n
= { .min
= 1, .max
= 3 },
207 .m
= { .min
= 104, .max
= 138 },
208 .m1
= { .min
= 17, .max
= 23 },
209 .m2
= { .min
= 5, .max
= 11 },
210 .p
= { .min
= 28, .max
= 112 },
211 .p1
= { .min
= 2, .max
= 8 },
212 .p2
= { .dot_limit
= 0,
213 .p2_slow
= 14, .p2_fast
= 14
215 .find_pll
= intel_g4x_find_best_PLL
,
218 static const intel_limit_t intel_limits_g4x_dual_channel_lvds
= {
219 .dot
= { .min
= 80000, .max
= 224000 },
220 .vco
= { .min
= 1750000, .max
= 3500000 },
221 .n
= { .min
= 1, .max
= 3 },
222 .m
= { .min
= 104, .max
= 138 },
223 .m1
= { .min
= 17, .max
= 23 },
224 .m2
= { .min
= 5, .max
= 11 },
225 .p
= { .min
= 14, .max
= 42 },
226 .p1
= { .min
= 2, .max
= 6 },
227 .p2
= { .dot_limit
= 0,
228 .p2_slow
= 7, .p2_fast
= 7
230 .find_pll
= intel_g4x_find_best_PLL
,
233 static const intel_limit_t intel_limits_g4x_display_port
= {
234 .dot
= { .min
= 161670, .max
= 227000 },
235 .vco
= { .min
= 1750000, .max
= 3500000},
236 .n
= { .min
= 1, .max
= 2 },
237 .m
= { .min
= 97, .max
= 108 },
238 .m1
= { .min
= 0x10, .max
= 0x12 },
239 .m2
= { .min
= 0x05, .max
= 0x06 },
240 .p
= { .min
= 10, .max
= 20 },
241 .p1
= { .min
= 1, .max
= 2},
242 .p2
= { .dot_limit
= 0,
243 .p2_slow
= 10, .p2_fast
= 10 },
244 .find_pll
= intel_find_pll_g4x_dp
,
247 static const intel_limit_t intel_limits_pineview_sdvo
= {
248 .dot
= { .min
= 20000, .max
= 400000},
249 .vco
= { .min
= 1700000, .max
= 3500000 },
250 /* Pineview's Ncounter is a ring counter */
251 .n
= { .min
= 3, .max
= 6 },
252 .m
= { .min
= 2, .max
= 256 },
253 /* Pineview only has one combined m divider, which we treat as m2. */
254 .m1
= { .min
= 0, .max
= 0 },
255 .m2
= { .min
= 0, .max
= 254 },
256 .p
= { .min
= 5, .max
= 80 },
257 .p1
= { .min
= 1, .max
= 8 },
258 .p2
= { .dot_limit
= 200000,
259 .p2_slow
= 10, .p2_fast
= 5 },
260 .find_pll
= intel_find_best_PLL
,
263 static const intel_limit_t intel_limits_pineview_lvds
= {
264 .dot
= { .min
= 20000, .max
= 400000 },
265 .vco
= { .min
= 1700000, .max
= 3500000 },
266 .n
= { .min
= 3, .max
= 6 },
267 .m
= { .min
= 2, .max
= 256 },
268 .m1
= { .min
= 0, .max
= 0 },
269 .m2
= { .min
= 0, .max
= 254 },
270 .p
= { .min
= 7, .max
= 112 },
271 .p1
= { .min
= 1, .max
= 8 },
272 .p2
= { .dot_limit
= 112000,
273 .p2_slow
= 14, .p2_fast
= 14 },
274 .find_pll
= intel_find_best_PLL
,
277 /* Ironlake / Sandybridge
279 * We calculate clock using (register_value + 2) for N/M1/M2, so here
280 * the range value for them is (actual_value - 2).
282 static const intel_limit_t intel_limits_ironlake_dac
= {
283 .dot
= { .min
= 25000, .max
= 350000 },
284 .vco
= { .min
= 1760000, .max
= 3510000 },
285 .n
= { .min
= 1, .max
= 5 },
286 .m
= { .min
= 79, .max
= 127 },
287 .m1
= { .min
= 12, .max
= 22 },
288 .m2
= { .min
= 5, .max
= 9 },
289 .p
= { .min
= 5, .max
= 80 },
290 .p1
= { .min
= 1, .max
= 8 },
291 .p2
= { .dot_limit
= 225000,
292 .p2_slow
= 10, .p2_fast
= 5 },
293 .find_pll
= intel_g4x_find_best_PLL
,
296 static const intel_limit_t intel_limits_ironlake_single_lvds
= {
297 .dot
= { .min
= 25000, .max
= 350000 },
298 .vco
= { .min
= 1760000, .max
= 3510000 },
299 .n
= { .min
= 1, .max
= 3 },
300 .m
= { .min
= 79, .max
= 118 },
301 .m1
= { .min
= 12, .max
= 22 },
302 .m2
= { .min
= 5, .max
= 9 },
303 .p
= { .min
= 28, .max
= 112 },
304 .p1
= { .min
= 2, .max
= 8 },
305 .p2
= { .dot_limit
= 225000,
306 .p2_slow
= 14, .p2_fast
= 14 },
307 .find_pll
= intel_g4x_find_best_PLL
,
310 static const intel_limit_t intel_limits_ironlake_dual_lvds
= {
311 .dot
= { .min
= 25000, .max
= 350000 },
312 .vco
= { .min
= 1760000, .max
= 3510000 },
313 .n
= { .min
= 1, .max
= 3 },
314 .m
= { .min
= 79, .max
= 127 },
315 .m1
= { .min
= 12, .max
= 22 },
316 .m2
= { .min
= 5, .max
= 9 },
317 .p
= { .min
= 14, .max
= 56 },
318 .p1
= { .min
= 2, .max
= 8 },
319 .p2
= { .dot_limit
= 225000,
320 .p2_slow
= 7, .p2_fast
= 7 },
321 .find_pll
= intel_g4x_find_best_PLL
,
324 /* LVDS 100mhz refclk limits. */
325 static const intel_limit_t intel_limits_ironlake_single_lvds_100m
= {
326 .dot
= { .min
= 25000, .max
= 350000 },
327 .vco
= { .min
= 1760000, .max
= 3510000 },
328 .n
= { .min
= 1, .max
= 2 },
329 .m
= { .min
= 79, .max
= 126 },
330 .m1
= { .min
= 12, .max
= 22 },
331 .m2
= { .min
= 5, .max
= 9 },
332 .p
= { .min
= 28, .max
= 112 },
333 .p1
= { .min
= 2, .max
= 8 },
334 .p2
= { .dot_limit
= 225000,
335 .p2_slow
= 14, .p2_fast
= 14 },
336 .find_pll
= intel_g4x_find_best_PLL
,
339 static const intel_limit_t intel_limits_ironlake_dual_lvds_100m
= {
340 .dot
= { .min
= 25000, .max
= 350000 },
341 .vco
= { .min
= 1760000, .max
= 3510000 },
342 .n
= { .min
= 1, .max
= 3 },
343 .m
= { .min
= 79, .max
= 126 },
344 .m1
= { .min
= 12, .max
= 22 },
345 .m2
= { .min
= 5, .max
= 9 },
346 .p
= { .min
= 14, .max
= 42 },
347 .p1
= { .min
= 2, .max
= 6 },
348 .p2
= { .dot_limit
= 225000,
349 .p2_slow
= 7, .p2_fast
= 7 },
350 .find_pll
= intel_g4x_find_best_PLL
,
353 static const intel_limit_t intel_limits_ironlake_display_port
= {
354 .dot
= { .min
= 25000, .max
= 350000 },
355 .vco
= { .min
= 1760000, .max
= 3510000},
356 .n
= { .min
= 1, .max
= 2 },
357 .m
= { .min
= 81, .max
= 90 },
358 .m1
= { .min
= 12, .max
= 22 },
359 .m2
= { .min
= 5, .max
= 9 },
360 .p
= { .min
= 10, .max
= 20 },
361 .p1
= { .min
= 1, .max
= 2},
362 .p2
= { .dot_limit
= 0,
363 .p2_slow
= 10, .p2_fast
= 10 },
364 .find_pll
= intel_find_pll_ironlake_dp
,
367 static const intel_limit_t intel_limits_vlv_dac
= {
368 .dot
= { .min
= 25000, .max
= 270000 },
369 .vco
= { .min
= 4000000, .max
= 6000000 },
370 .n
= { .min
= 1, .max
= 7 },
371 .m
= { .min
= 22, .max
= 450 }, /* guess */
372 .m1
= { .min
= 2, .max
= 3 },
373 .m2
= { .min
= 11, .max
= 156 },
374 .p
= { .min
= 10, .max
= 30 },
375 .p1
= { .min
= 2, .max
= 3 },
376 .p2
= { .dot_limit
= 270000,
377 .p2_slow
= 2, .p2_fast
= 20 },
378 .find_pll
= intel_vlv_find_best_pll
,
381 static const intel_limit_t intel_limits_vlv_hdmi
= {
382 .dot
= { .min
= 20000, .max
= 165000 },
383 .vco
= { .min
= 4000000, .max
= 5994000},
384 .n
= { .min
= 1, .max
= 7 },
385 .m
= { .min
= 60, .max
= 300 }, /* guess */
386 .m1
= { .min
= 2, .max
= 3 },
387 .m2
= { .min
= 11, .max
= 156 },
388 .p
= { .min
= 10, .max
= 30 },
389 .p1
= { .min
= 2, .max
= 3 },
390 .p2
= { .dot_limit
= 270000,
391 .p2_slow
= 2, .p2_fast
= 20 },
392 .find_pll
= intel_vlv_find_best_pll
,
395 static const intel_limit_t intel_limits_vlv_dp
= {
396 .dot
= { .min
= 25000, .max
= 270000 },
397 .vco
= { .min
= 4000000, .max
= 6000000 },
398 .n
= { .min
= 1, .max
= 7 },
399 .m
= { .min
= 22, .max
= 450 },
400 .m1
= { .min
= 2, .max
= 3 },
401 .m2
= { .min
= 11, .max
= 156 },
402 .p
= { .min
= 10, .max
= 30 },
403 .p1
= { .min
= 2, .max
= 3 },
404 .p2
= { .dot_limit
= 270000,
405 .p2_slow
= 2, .p2_fast
= 20 },
406 .find_pll
= intel_vlv_find_best_pll
,
409 u32
intel_dpio_read(struct drm_i915_private
*dev_priv
, int reg
)
414 spin_lock_irqsave(&dev_priv
->dpio_lock
, flags
);
415 if (wait_for_atomic_us((I915_READ(DPIO_PKT
) & DPIO_BUSY
) == 0, 100)) {
416 DRM_ERROR("DPIO idle wait timed out\n");
420 I915_WRITE(DPIO_REG
, reg
);
421 I915_WRITE(DPIO_PKT
, DPIO_RID
| DPIO_OP_READ
| DPIO_PORTID
|
423 if (wait_for_atomic_us((I915_READ(DPIO_PKT
) & DPIO_BUSY
) == 0, 100)) {
424 DRM_ERROR("DPIO read wait timed out\n");
427 val
= I915_READ(DPIO_DATA
);
430 spin_unlock_irqrestore(&dev_priv
->dpio_lock
, flags
);
434 static void intel_dpio_write(struct drm_i915_private
*dev_priv
, int reg
,
439 spin_lock_irqsave(&dev_priv
->dpio_lock
, flags
);
440 if (wait_for_atomic_us((I915_READ(DPIO_PKT
) & DPIO_BUSY
) == 0, 100)) {
441 DRM_ERROR("DPIO idle wait timed out\n");
445 I915_WRITE(DPIO_DATA
, val
);
446 I915_WRITE(DPIO_REG
, reg
);
447 I915_WRITE(DPIO_PKT
, DPIO_RID
| DPIO_OP_WRITE
| DPIO_PORTID
|
449 if (wait_for_atomic_us((I915_READ(DPIO_PKT
) & DPIO_BUSY
) == 0, 100))
450 DRM_ERROR("DPIO write wait timed out\n");
453 spin_unlock_irqrestore(&dev_priv
->dpio_lock
, flags
);
456 static void vlv_init_dpio(struct drm_device
*dev
)
458 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
460 /* Reset the DPIO config */
461 I915_WRITE(DPIO_CTL
, 0);
462 POSTING_READ(DPIO_CTL
);
463 I915_WRITE(DPIO_CTL
, 1);
464 POSTING_READ(DPIO_CTL
);
467 static int intel_dual_link_lvds_callback(const struct dmi_system_id
*id
)
469 DRM_INFO("Forcing lvds to dual link mode on %s\n", id
->ident
);
473 static const struct dmi_system_id intel_dual_link_lvds
[] = {
475 .callback
= intel_dual_link_lvds_callback
,
476 .ident
= "Apple MacBook Pro (Core i5/i7 Series)",
478 DMI_MATCH(DMI_SYS_VENDOR
, "Apple Inc."),
479 DMI_MATCH(DMI_PRODUCT_NAME
, "MacBookPro8,2"),
482 { } /* terminating entry */
485 static bool is_dual_link_lvds(struct drm_i915_private
*dev_priv
,
490 /* use the module option value if specified */
491 if (i915_lvds_channel_mode
> 0)
492 return i915_lvds_channel_mode
== 2;
494 if (dmi_check_system(intel_dual_link_lvds
))
497 if (dev_priv
->lvds_val
)
498 val
= dev_priv
->lvds_val
;
500 /* BIOS should set the proper LVDS register value at boot, but
501 * in reality, it doesn't set the value when the lid is closed;
502 * we need to check "the value to be set" in VBT when LVDS
503 * register is uninitialized.
505 val
= I915_READ(reg
);
506 if (!(val
& ~(LVDS_PIPE_MASK
| LVDS_DETECTED
)))
507 val
= dev_priv
->bios_lvds_val
;
508 dev_priv
->lvds_val
= val
;
510 return (val
& LVDS_CLKB_POWER_MASK
) == LVDS_CLKB_POWER_UP
;
513 static const intel_limit_t
*intel_ironlake_limit(struct drm_crtc
*crtc
,
516 struct drm_device
*dev
= crtc
->dev
;
517 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
518 const intel_limit_t
*limit
;
520 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
521 if (is_dual_link_lvds(dev_priv
, PCH_LVDS
)) {
522 /* LVDS dual channel */
523 if (refclk
== 100000)
524 limit
= &intel_limits_ironlake_dual_lvds_100m
;
526 limit
= &intel_limits_ironlake_dual_lvds
;
528 if (refclk
== 100000)
529 limit
= &intel_limits_ironlake_single_lvds_100m
;
531 limit
= &intel_limits_ironlake_single_lvds
;
533 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
) ||
535 limit
= &intel_limits_ironlake_display_port
;
537 limit
= &intel_limits_ironlake_dac
;
542 static const intel_limit_t
*intel_g4x_limit(struct drm_crtc
*crtc
)
544 struct drm_device
*dev
= crtc
->dev
;
545 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
546 const intel_limit_t
*limit
;
548 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
549 if (is_dual_link_lvds(dev_priv
, LVDS
))
550 /* LVDS with dual channel */
551 limit
= &intel_limits_g4x_dual_channel_lvds
;
553 /* LVDS with dual channel */
554 limit
= &intel_limits_g4x_single_channel_lvds
;
555 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
) ||
556 intel_pipe_has_type(crtc
, INTEL_OUTPUT_ANALOG
)) {
557 limit
= &intel_limits_g4x_hdmi
;
558 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_SDVO
)) {
559 limit
= &intel_limits_g4x_sdvo
;
560 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
)) {
561 limit
= &intel_limits_g4x_display_port
;
562 } else /* The option is for other outputs */
563 limit
= &intel_limits_i9xx_sdvo
;
568 static const intel_limit_t
*intel_limit(struct drm_crtc
*crtc
, int refclk
)
570 struct drm_device
*dev
= crtc
->dev
;
571 const intel_limit_t
*limit
;
573 if (HAS_PCH_SPLIT(dev
))
574 limit
= intel_ironlake_limit(crtc
, refclk
);
575 else if (IS_G4X(dev
)) {
576 limit
= intel_g4x_limit(crtc
);
577 } else if (IS_PINEVIEW(dev
)) {
578 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
579 limit
= &intel_limits_pineview_lvds
;
581 limit
= &intel_limits_pineview_sdvo
;
582 } else if (IS_VALLEYVIEW(dev
)) {
583 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_ANALOG
))
584 limit
= &intel_limits_vlv_dac
;
585 else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
))
586 limit
= &intel_limits_vlv_hdmi
;
588 limit
= &intel_limits_vlv_dp
;
589 } else if (!IS_GEN2(dev
)) {
590 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
591 limit
= &intel_limits_i9xx_lvds
;
593 limit
= &intel_limits_i9xx_sdvo
;
595 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
596 limit
= &intel_limits_i8xx_lvds
;
598 limit
= &intel_limits_i8xx_dvo
;
603 /* m1 is reserved as 0 in Pineview, n is a ring counter */
604 static void pineview_clock(int refclk
, intel_clock_t
*clock
)
606 clock
->m
= clock
->m2
+ 2;
607 clock
->p
= clock
->p1
* clock
->p2
;
608 clock
->vco
= refclk
* clock
->m
/ clock
->n
;
609 clock
->dot
= clock
->vco
/ clock
->p
;
612 static void intel_clock(struct drm_device
*dev
, int refclk
, intel_clock_t
*clock
)
614 if (IS_PINEVIEW(dev
)) {
615 pineview_clock(refclk
, clock
);
618 clock
->m
= 5 * (clock
->m1
+ 2) + (clock
->m2
+ 2);
619 clock
->p
= clock
->p1
* clock
->p2
;
620 clock
->vco
= refclk
* clock
->m
/ (clock
->n
+ 2);
621 clock
->dot
= clock
->vco
/ clock
->p
;
625 * Returns whether any output on the specified pipe is of the specified type
627 bool intel_pipe_has_type(struct drm_crtc
*crtc
, int type
)
629 struct drm_device
*dev
= crtc
->dev
;
630 struct intel_encoder
*encoder
;
632 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
633 if (encoder
->type
== type
)
639 #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
641 * Returns whether the given set of divisors are valid for a given refclk with
642 * the given connectors.
645 static bool intel_PLL_is_valid(struct drm_device
*dev
,
646 const intel_limit_t
*limit
,
647 const intel_clock_t
*clock
)
649 if (clock
->p1
< limit
->p1
.min
|| limit
->p1
.max
< clock
->p1
)
650 INTELPllInvalid("p1 out of range\n");
651 if (clock
->p
< limit
->p
.min
|| limit
->p
.max
< clock
->p
)
652 INTELPllInvalid("p out of range\n");
653 if (clock
->m2
< limit
->m2
.min
|| limit
->m2
.max
< clock
->m2
)
654 INTELPllInvalid("m2 out of range\n");
655 if (clock
->m1
< limit
->m1
.min
|| limit
->m1
.max
< clock
->m1
)
656 INTELPllInvalid("m1 out of range\n");
657 if (clock
->m1
<= clock
->m2
&& !IS_PINEVIEW(dev
))
658 INTELPllInvalid("m1 <= m2\n");
659 if (clock
->m
< limit
->m
.min
|| limit
->m
.max
< clock
->m
)
660 INTELPllInvalid("m out of range\n");
661 if (clock
->n
< limit
->n
.min
|| limit
->n
.max
< clock
->n
)
662 INTELPllInvalid("n out of range\n");
663 if (clock
->vco
< limit
->vco
.min
|| limit
->vco
.max
< clock
->vco
)
664 INTELPllInvalid("vco out of range\n");
665 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
666 * connector, etc., rather than just a single range.
668 if (clock
->dot
< limit
->dot
.min
|| limit
->dot
.max
< clock
->dot
)
669 INTELPllInvalid("dot out of range\n");
675 intel_find_best_PLL(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
676 int target
, int refclk
, intel_clock_t
*match_clock
,
677 intel_clock_t
*best_clock
)
680 struct drm_device
*dev
= crtc
->dev
;
681 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
685 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
686 (I915_READ(LVDS
)) != 0) {
688 * For LVDS, if the panel is on, just rely on its current
689 * settings for dual-channel. We haven't figured out how to
690 * reliably set up different single/dual channel state, if we
693 if (is_dual_link_lvds(dev_priv
, LVDS
))
694 clock
.p2
= limit
->p2
.p2_fast
;
696 clock
.p2
= limit
->p2
.p2_slow
;
698 if (target
< limit
->p2
.dot_limit
)
699 clock
.p2
= limit
->p2
.p2_slow
;
701 clock
.p2
= limit
->p2
.p2_fast
;
704 memset(best_clock
, 0, sizeof(*best_clock
));
706 for (clock
.m1
= limit
->m1
.min
; clock
.m1
<= limit
->m1
.max
;
708 for (clock
.m2
= limit
->m2
.min
;
709 clock
.m2
<= limit
->m2
.max
; clock
.m2
++) {
710 /* m1 is always 0 in Pineview */
711 if (clock
.m2
>= clock
.m1
&& !IS_PINEVIEW(dev
))
713 for (clock
.n
= limit
->n
.min
;
714 clock
.n
<= limit
->n
.max
; clock
.n
++) {
715 for (clock
.p1
= limit
->p1
.min
;
716 clock
.p1
<= limit
->p1
.max
; clock
.p1
++) {
719 intel_clock(dev
, refclk
, &clock
);
720 if (!intel_PLL_is_valid(dev
, limit
,
724 clock
.p
!= match_clock
->p
)
727 this_err
= abs(clock
.dot
- target
);
728 if (this_err
< err
) {
737 return (err
!= target
);
741 intel_g4x_find_best_PLL(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
742 int target
, int refclk
, intel_clock_t
*match_clock
,
743 intel_clock_t
*best_clock
)
745 struct drm_device
*dev
= crtc
->dev
;
746 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
750 /* approximately equals target * 0.00585 */
751 int err_most
= (target
>> 8) + (target
>> 9);
754 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
757 if (HAS_PCH_SPLIT(dev
))
761 if ((I915_READ(lvds_reg
) & LVDS_CLKB_POWER_MASK
) ==
763 clock
.p2
= limit
->p2
.p2_fast
;
765 clock
.p2
= limit
->p2
.p2_slow
;
767 if (target
< limit
->p2
.dot_limit
)
768 clock
.p2
= limit
->p2
.p2_slow
;
770 clock
.p2
= limit
->p2
.p2_fast
;
773 memset(best_clock
, 0, sizeof(*best_clock
));
774 max_n
= limit
->n
.max
;
775 /* based on hardware requirement, prefer smaller n to precision */
776 for (clock
.n
= limit
->n
.min
; clock
.n
<= max_n
; clock
.n
++) {
777 /* based on hardware requirement, prefere larger m1,m2 */
778 for (clock
.m1
= limit
->m1
.max
;
779 clock
.m1
>= limit
->m1
.min
; clock
.m1
--) {
780 for (clock
.m2
= limit
->m2
.max
;
781 clock
.m2
>= limit
->m2
.min
; clock
.m2
--) {
782 for (clock
.p1
= limit
->p1
.max
;
783 clock
.p1
>= limit
->p1
.min
; clock
.p1
--) {
786 intel_clock(dev
, refclk
, &clock
);
787 if (!intel_PLL_is_valid(dev
, limit
,
791 clock
.p
!= match_clock
->p
)
794 this_err
= abs(clock
.dot
- target
);
795 if (this_err
< err_most
) {
809 intel_find_pll_ironlake_dp(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
810 int target
, int refclk
, intel_clock_t
*match_clock
,
811 intel_clock_t
*best_clock
)
813 struct drm_device
*dev
= crtc
->dev
;
816 if (target
< 200000) {
829 intel_clock(dev
, refclk
, &clock
);
830 memcpy(best_clock
, &clock
, sizeof(intel_clock_t
));
834 /* DisplayPort has only two frequencies, 162MHz and 270MHz */
836 intel_find_pll_g4x_dp(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
837 int target
, int refclk
, intel_clock_t
*match_clock
,
838 intel_clock_t
*best_clock
)
841 if (target
< 200000) {
854 clock
.m
= 5 * (clock
.m1
+ 2) + (clock
.m2
+ 2);
855 clock
.p
= (clock
.p1
* clock
.p2
);
856 clock
.dot
= 96000 * clock
.m
/ (clock
.n
+ 2) / clock
.p
;
858 memcpy(best_clock
, &clock
, sizeof(intel_clock_t
));
862 intel_vlv_find_best_pll(const intel_limit_t
*limit
, struct drm_crtc
*crtc
,
863 int target
, int refclk
, intel_clock_t
*match_clock
,
864 intel_clock_t
*best_clock
)
866 u32 p1
, p2
, m1
, m2
, vco
, bestn
, bestm1
, bestm2
, bestp1
, bestp2
;
868 u32 updrate
, minupdate
, fracbits
, p
;
869 unsigned long bestppm
, ppm
, absppm
;
873 dotclk
= target
* 1000;
876 fastclk
= dotclk
/ (2*100);
880 n
= p
= p1
= p2
= m
= m1
= m2
= vco
= bestn
= 0;
881 bestm1
= bestm2
= bestp1
= bestp2
= 0;
883 /* based on hardware requirement, prefer smaller n to precision */
884 for (n
= limit
->n
.min
; n
<= ((refclk
) / minupdate
); n
++) {
885 updrate
= refclk
/ n
;
886 for (p1
= limit
->p1
.max
; p1
> limit
->p1
.min
; p1
--) {
887 for (p2
= limit
->p2
.p2_fast
+1; p2
> 0; p2
--) {
891 /* based on hardware requirement, prefer bigger m1,m2 values */
892 for (m1
= limit
->m1
.min
; m1
<= limit
->m1
.max
; m1
++) {
893 m2
= (((2*(fastclk
* p
* n
/ m1
)) +
894 refclk
) / (2*refclk
));
897 if (vco
>= limit
->vco
.min
&& vco
< limit
->vco
.max
) {
898 ppm
= 1000000 * ((vco
/ p
) - fastclk
) / fastclk
;
899 absppm
= (ppm
> 0) ? ppm
: (-ppm
);
900 if (absppm
< 100 && ((p1
* p2
) > (bestp1
* bestp2
))) {
904 if (absppm
< bestppm
- 10) {
921 best_clock
->n
= bestn
;
922 best_clock
->m1
= bestm1
;
923 best_clock
->m2
= bestm2
;
924 best_clock
->p1
= bestp1
;
925 best_clock
->p2
= bestp2
;
930 static void ironlake_wait_for_vblank(struct drm_device
*dev
, int pipe
)
932 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
933 u32 frame
, frame_reg
= PIPEFRAME(pipe
);
935 frame
= I915_READ(frame_reg
);
937 if (wait_for(I915_READ_NOTRACE(frame_reg
) != frame
, 50))
938 DRM_DEBUG_KMS("vblank wait timed out\n");
942 * intel_wait_for_vblank - wait for vblank on a given pipe
944 * @pipe: pipe to wait for
946 * Wait for vblank to occur on a given pipe. Needed for various bits of
949 void intel_wait_for_vblank(struct drm_device
*dev
, int pipe
)
951 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
952 int pipestat_reg
= PIPESTAT(pipe
);
954 if (INTEL_INFO(dev
)->gen
>= 5) {
955 ironlake_wait_for_vblank(dev
, pipe
);
959 /* Clear existing vblank status. Note this will clear any other
960 * sticky status fields as well.
962 * This races with i915_driver_irq_handler() with the result
963 * that either function could miss a vblank event. Here it is not
964 * fatal, as we will either wait upon the next vblank interrupt or
965 * timeout. Generally speaking intel_wait_for_vblank() is only
966 * called during modeset at which time the GPU should be idle and
967 * should *not* be performing page flips and thus not waiting on
969 * Currently, the result of us stealing a vblank from the irq
970 * handler is that a single frame will be skipped during swapbuffers.
972 I915_WRITE(pipestat_reg
,
973 I915_READ(pipestat_reg
) | PIPE_VBLANK_INTERRUPT_STATUS
);
975 /* Wait for vblank interrupt bit to set */
976 if (wait_for(I915_READ(pipestat_reg
) &
977 PIPE_VBLANK_INTERRUPT_STATUS
,
979 DRM_DEBUG_KMS("vblank wait timed out\n");
983 * intel_wait_for_pipe_off - wait for pipe to turn off
985 * @pipe: pipe to wait for
987 * After disabling a pipe, we can't wait for vblank in the usual way,
988 * spinning on the vblank interrupt status bit, since we won't actually
989 * see an interrupt when the pipe is disabled.
992 * wait for the pipe register state bit to turn off
995 * wait for the display line value to settle (it usually
996 * ends up stopping at the start of the next frame).
999 void intel_wait_for_pipe_off(struct drm_device
*dev
, int pipe
)
1001 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1003 if (INTEL_INFO(dev
)->gen
>= 4) {
1004 int reg
= PIPECONF(pipe
);
1006 /* Wait for the Pipe State to go off */
1007 if (wait_for((I915_READ(reg
) & I965_PIPECONF_ACTIVE
) == 0,
1009 WARN(1, "pipe_off wait timed out\n");
1011 u32 last_line
, line_mask
;
1012 int reg
= PIPEDSL(pipe
);
1013 unsigned long timeout
= jiffies
+ msecs_to_jiffies(100);
1016 line_mask
= DSL_LINEMASK_GEN2
;
1018 line_mask
= DSL_LINEMASK_GEN3
;
1020 /* Wait for the display line to settle */
1022 last_line
= I915_READ(reg
) & line_mask
;
1024 } while (((I915_READ(reg
) & line_mask
) != last_line
) &&
1025 time_after(timeout
, jiffies
));
1026 if (time_after(jiffies
, timeout
))
1027 WARN(1, "pipe_off wait timed out\n");
1031 static const char *state_string(bool enabled
)
1033 return enabled
? "on" : "off";
1036 /* Only for pre-ILK configs */
1037 static void assert_pll(struct drm_i915_private
*dev_priv
,
1038 enum pipe pipe
, bool state
)
1045 val
= I915_READ(reg
);
1046 cur_state
= !!(val
& DPLL_VCO_ENABLE
);
1047 WARN(cur_state
!= state
,
1048 "PLL state assertion failure (expected %s, current %s)\n",
1049 state_string(state
), state_string(cur_state
));
1051 #define assert_pll_enabled(d, p) assert_pll(d, p, true)
1052 #define assert_pll_disabled(d, p) assert_pll(d, p, false)
1055 static void assert_pch_pll(struct drm_i915_private
*dev_priv
,
1056 struct intel_pch_pll
*pll
,
1057 struct intel_crtc
*crtc
,
1063 if (HAS_PCH_LPT(dev_priv
->dev
)) {
1064 DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n");
1069 "asserting PCH PLL %s with no PLL\n", state_string(state
)))
1072 val
= I915_READ(pll
->pll_reg
);
1073 cur_state
= !!(val
& DPLL_VCO_ENABLE
);
1074 WARN(cur_state
!= state
,
1075 "PCH PLL state for reg %x assertion failure (expected %s, current %s), val=%08x\n",
1076 pll
->pll_reg
, state_string(state
), state_string(cur_state
), val
);
1078 /* Make sure the selected PLL is correctly attached to the transcoder */
1079 if (crtc
&& HAS_PCH_CPT(dev_priv
->dev
)) {
1082 pch_dpll
= I915_READ(PCH_DPLL_SEL
);
1083 cur_state
= pll
->pll_reg
== _PCH_DPLL_B
;
1084 if (!WARN(((pch_dpll
>> (4 * crtc
->pipe
)) & 1) != cur_state
,
1085 "PLL[%d] not attached to this transcoder %d: %08x\n",
1086 cur_state
, crtc
->pipe
, pch_dpll
)) {
1087 cur_state
= !!(val
>> (4*crtc
->pipe
+ 3));
1088 WARN(cur_state
!= state
,
1089 "PLL[%d] not %s on this transcoder %d: %08x\n",
1090 pll
->pll_reg
== _PCH_DPLL_B
,
1091 state_string(state
),
1097 #define assert_pch_pll_enabled(d, p, c) assert_pch_pll(d, p, c, true)
1098 #define assert_pch_pll_disabled(d, p, c) assert_pch_pll(d, p, c, false)
1100 static void assert_fdi_tx(struct drm_i915_private
*dev_priv
,
1101 enum pipe pipe
, bool state
)
1107 if (IS_HASWELL(dev_priv
->dev
)) {
1108 /* On Haswell, DDI is used instead of FDI_TX_CTL */
1109 reg
= DDI_FUNC_CTL(pipe
);
1110 val
= I915_READ(reg
);
1111 cur_state
= !!(val
& PIPE_DDI_FUNC_ENABLE
);
1113 reg
= FDI_TX_CTL(pipe
);
1114 val
= I915_READ(reg
);
1115 cur_state
= !!(val
& FDI_TX_ENABLE
);
1117 WARN(cur_state
!= state
,
1118 "FDI TX state assertion failure (expected %s, current %s)\n",
1119 state_string(state
), state_string(cur_state
));
1121 #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1122 #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1124 static void assert_fdi_rx(struct drm_i915_private
*dev_priv
,
1125 enum pipe pipe
, bool state
)
1131 if (IS_HASWELL(dev_priv
->dev
) && pipe
> 0) {
1132 DRM_ERROR("Attempting to enable FDI_RX on Haswell pipe > 0\n");
1135 reg
= FDI_RX_CTL(pipe
);
1136 val
= I915_READ(reg
);
1137 cur_state
= !!(val
& FDI_RX_ENABLE
);
1139 WARN(cur_state
!= state
,
1140 "FDI RX state assertion failure (expected %s, current %s)\n",
1141 state_string(state
), state_string(cur_state
));
1143 #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1144 #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1146 static void assert_fdi_tx_pll_enabled(struct drm_i915_private
*dev_priv
,
1152 /* ILK FDI PLL is always enabled */
1153 if (dev_priv
->info
->gen
== 5)
1156 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
1157 if (IS_HASWELL(dev_priv
->dev
))
1160 reg
= FDI_TX_CTL(pipe
);
1161 val
= I915_READ(reg
);
1162 WARN(!(val
& FDI_TX_PLL_ENABLE
), "FDI TX PLL assertion failure, should be active but is disabled\n");
1165 static void assert_fdi_rx_pll_enabled(struct drm_i915_private
*dev_priv
,
1171 if (IS_HASWELL(dev_priv
->dev
) && pipe
> 0) {
1172 DRM_ERROR("Attempting to enable FDI on Haswell with pipe > 0\n");
1175 reg
= FDI_RX_CTL(pipe
);
1176 val
= I915_READ(reg
);
1177 WARN(!(val
& FDI_RX_PLL_ENABLE
), "FDI RX PLL assertion failure, should be active but is disabled\n");
1180 static void assert_panel_unlocked(struct drm_i915_private
*dev_priv
,
1183 int pp_reg
, lvds_reg
;
1185 enum pipe panel_pipe
= PIPE_A
;
1188 if (HAS_PCH_SPLIT(dev_priv
->dev
)) {
1189 pp_reg
= PCH_PP_CONTROL
;
1190 lvds_reg
= PCH_LVDS
;
1192 pp_reg
= PP_CONTROL
;
1196 val
= I915_READ(pp_reg
);
1197 if (!(val
& PANEL_POWER_ON
) ||
1198 ((val
& PANEL_UNLOCK_REGS
) == PANEL_UNLOCK_REGS
))
1201 if (I915_READ(lvds_reg
) & LVDS_PIPEB_SELECT
)
1202 panel_pipe
= PIPE_B
;
1204 WARN(panel_pipe
== pipe
&& locked
,
1205 "panel assertion failure, pipe %c regs locked\n",
1209 void assert_pipe(struct drm_i915_private
*dev_priv
,
1210 enum pipe pipe
, bool state
)
1216 /* if we need the pipe A quirk it must be always on */
1217 if (pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
)
1220 reg
= PIPECONF(pipe
);
1221 val
= I915_READ(reg
);
1222 cur_state
= !!(val
& PIPECONF_ENABLE
);
1223 WARN(cur_state
!= state
,
1224 "pipe %c assertion failure (expected %s, current %s)\n",
1225 pipe_name(pipe
), state_string(state
), state_string(cur_state
));
1228 static void assert_plane(struct drm_i915_private
*dev_priv
,
1229 enum plane plane
, bool state
)
1235 reg
= DSPCNTR(plane
);
1236 val
= I915_READ(reg
);
1237 cur_state
= !!(val
& DISPLAY_PLANE_ENABLE
);
1238 WARN(cur_state
!= state
,
1239 "plane %c assertion failure (expected %s, current %s)\n",
1240 plane_name(plane
), state_string(state
), state_string(cur_state
));
1243 #define assert_plane_enabled(d, p) assert_plane(d, p, true)
1244 #define assert_plane_disabled(d, p) assert_plane(d, p, false)
1246 static void assert_planes_disabled(struct drm_i915_private
*dev_priv
,
1253 /* Planes are fixed to pipes on ILK+ */
1254 if (HAS_PCH_SPLIT(dev_priv
->dev
)) {
1255 reg
= DSPCNTR(pipe
);
1256 val
= I915_READ(reg
);
1257 WARN((val
& DISPLAY_PLANE_ENABLE
),
1258 "plane %c assertion failure, should be disabled but not\n",
1263 /* Need to check both planes against the pipe */
1264 for (i
= 0; i
< 2; i
++) {
1266 val
= I915_READ(reg
);
1267 cur_pipe
= (val
& DISPPLANE_SEL_PIPE_MASK
) >>
1268 DISPPLANE_SEL_PIPE_SHIFT
;
1269 WARN((val
& DISPLAY_PLANE_ENABLE
) && pipe
== cur_pipe
,
1270 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1271 plane_name(i
), pipe_name(pipe
));
1275 static void assert_pch_refclk_enabled(struct drm_i915_private
*dev_priv
)
1280 if (HAS_PCH_LPT(dev_priv
->dev
)) {
1281 DRM_DEBUG_DRIVER("LPT does not has PCH refclk, skipping check\n");
1285 val
= I915_READ(PCH_DREF_CONTROL
);
1286 enabled
= !!(val
& (DREF_SSC_SOURCE_MASK
| DREF_NONSPREAD_SOURCE_MASK
|
1287 DREF_SUPERSPREAD_SOURCE_MASK
));
1288 WARN(!enabled
, "PCH refclk assertion failure, should be active but is disabled\n");
1291 static void assert_transcoder_disabled(struct drm_i915_private
*dev_priv
,
1298 reg
= TRANSCONF(pipe
);
1299 val
= I915_READ(reg
);
1300 enabled
= !!(val
& TRANS_ENABLE
);
1302 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1306 static bool dp_pipe_enabled(struct drm_i915_private
*dev_priv
,
1307 enum pipe pipe
, u32 port_sel
, u32 val
)
1309 if ((val
& DP_PORT_EN
) == 0)
1312 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1313 u32 trans_dp_ctl_reg
= TRANS_DP_CTL(pipe
);
1314 u32 trans_dp_ctl
= I915_READ(trans_dp_ctl_reg
);
1315 if ((trans_dp_ctl
& TRANS_DP_PORT_SEL_MASK
) != port_sel
)
1318 if ((val
& DP_PIPE_MASK
) != (pipe
<< 30))
1324 static bool hdmi_pipe_enabled(struct drm_i915_private
*dev_priv
,
1325 enum pipe pipe
, u32 val
)
1327 if ((val
& PORT_ENABLE
) == 0)
1330 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1331 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1334 if ((val
& TRANSCODER_MASK
) != TRANSCODER(pipe
))
1340 static bool lvds_pipe_enabled(struct drm_i915_private
*dev_priv
,
1341 enum pipe pipe
, u32 val
)
1343 if ((val
& LVDS_PORT_EN
) == 0)
1346 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1347 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1350 if ((val
& LVDS_PIPE_MASK
) != LVDS_PIPE(pipe
))
1356 static bool adpa_pipe_enabled(struct drm_i915_private
*dev_priv
,
1357 enum pipe pipe
, u32 val
)
1359 if ((val
& ADPA_DAC_ENABLE
) == 0)
1361 if (HAS_PCH_CPT(dev_priv
->dev
)) {
1362 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1365 if ((val
& ADPA_PIPE_SELECT_MASK
) != ADPA_PIPE_SELECT(pipe
))
1371 static void assert_pch_dp_disabled(struct drm_i915_private
*dev_priv
,
1372 enum pipe pipe
, int reg
, u32 port_sel
)
1374 u32 val
= I915_READ(reg
);
1375 WARN(dp_pipe_enabled(dev_priv
, pipe
, port_sel
, val
),
1376 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
1377 reg
, pipe_name(pipe
));
1379 WARN(HAS_PCH_IBX(dev_priv
->dev
) && (val
& DP_PORT_EN
) == 0
1380 && (val
& DP_PIPEB_SELECT
),
1381 "IBX PCH dp port still using transcoder B\n");
1384 static void assert_pch_hdmi_disabled(struct drm_i915_private
*dev_priv
,
1385 enum pipe pipe
, int reg
)
1387 u32 val
= I915_READ(reg
);
1388 WARN(hdmi_pipe_enabled(dev_priv
, pipe
, val
),
1389 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
1390 reg
, pipe_name(pipe
));
1392 WARN(HAS_PCH_IBX(dev_priv
->dev
) && (val
& PORT_ENABLE
) == 0
1393 && (val
& SDVO_PIPE_B_SELECT
),
1394 "IBX PCH hdmi port still using transcoder B\n");
1397 static void assert_pch_ports_disabled(struct drm_i915_private
*dev_priv
,
1403 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_B
, TRANS_DP_PORT_SEL_B
);
1404 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_C
, TRANS_DP_PORT_SEL_C
);
1405 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_D
, TRANS_DP_PORT_SEL_D
);
1408 val
= I915_READ(reg
);
1409 WARN(adpa_pipe_enabled(dev_priv
, pipe
, val
),
1410 "PCH VGA enabled on transcoder %c, should be disabled\n",
1414 val
= I915_READ(reg
);
1415 WARN(lvds_pipe_enabled(dev_priv
, pipe
, val
),
1416 "PCH LVDS enabled on transcoder %c, should be disabled\n",
1419 assert_pch_hdmi_disabled(dev_priv
, pipe
, HDMIB
);
1420 assert_pch_hdmi_disabled(dev_priv
, pipe
, HDMIC
);
1421 assert_pch_hdmi_disabled(dev_priv
, pipe
, HDMID
);
1425 * intel_enable_pll - enable a PLL
1426 * @dev_priv: i915 private structure
1427 * @pipe: pipe PLL to enable
1429 * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to
1430 * make sure the PLL reg is writable first though, since the panel write
1431 * protect mechanism may be enabled.
1433 * Note! This is for pre-ILK only.
1435 * Unfortunately needed by dvo_ns2501 since the dvo depends on it running.
1437 static void intel_enable_pll(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1442 /* No really, not for ILK+ */
1443 BUG_ON(!IS_VALLEYVIEW(dev_priv
->dev
) && dev_priv
->info
->gen
>= 5);
1445 /* PLL is protected by panel, make sure we can write it */
1446 if (IS_MOBILE(dev_priv
->dev
) && !IS_I830(dev_priv
->dev
))
1447 assert_panel_unlocked(dev_priv
, pipe
);
1450 val
= I915_READ(reg
);
1451 val
|= DPLL_VCO_ENABLE
;
1453 /* We do this three times for luck */
1454 I915_WRITE(reg
, val
);
1456 udelay(150); /* wait for warmup */
1457 I915_WRITE(reg
, val
);
1459 udelay(150); /* wait for warmup */
1460 I915_WRITE(reg
, val
);
1462 udelay(150); /* wait for warmup */
1466 * intel_disable_pll - disable a PLL
1467 * @dev_priv: i915 private structure
1468 * @pipe: pipe PLL to disable
1470 * Disable the PLL for @pipe, making sure the pipe is off first.
1472 * Note! This is for pre-ILK only.
1474 static void intel_disable_pll(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1479 /* Don't disable pipe A or pipe A PLLs if needed */
1480 if (pipe
== PIPE_A
&& (dev_priv
->quirks
& QUIRK_PIPEA_FORCE
))
1483 /* Make sure the pipe isn't still relying on us */
1484 assert_pipe_disabled(dev_priv
, pipe
);
1487 val
= I915_READ(reg
);
1488 val
&= ~DPLL_VCO_ENABLE
;
1489 I915_WRITE(reg
, val
);
1495 intel_sbi_write(struct drm_i915_private
*dev_priv
, u16 reg
, u32 value
)
1497 unsigned long flags
;
1499 spin_lock_irqsave(&dev_priv
->dpio_lock
, flags
);
1500 if (wait_for((I915_READ(SBI_CTL_STAT
) & SBI_BUSY
) == 0,
1502 DRM_ERROR("timeout waiting for SBI to become ready\n");
1506 I915_WRITE(SBI_ADDR
,
1508 I915_WRITE(SBI_DATA
,
1510 I915_WRITE(SBI_CTL_STAT
,
1514 if (wait_for((I915_READ(SBI_CTL_STAT
) & (SBI_BUSY
| SBI_RESPONSE_FAIL
)) == 0,
1516 DRM_ERROR("timeout waiting for SBI to complete write transaction\n");
1521 spin_unlock_irqrestore(&dev_priv
->dpio_lock
, flags
);
1525 intel_sbi_read(struct drm_i915_private
*dev_priv
, u16 reg
)
1527 unsigned long flags
;
1530 spin_lock_irqsave(&dev_priv
->dpio_lock
, flags
);
1531 if (wait_for((I915_READ(SBI_CTL_STAT
) & SBI_BUSY
) == 0,
1533 DRM_ERROR("timeout waiting for SBI to become ready\n");
1537 I915_WRITE(SBI_ADDR
,
1539 I915_WRITE(SBI_CTL_STAT
,
1543 if (wait_for((I915_READ(SBI_CTL_STAT
) & (SBI_BUSY
| SBI_RESPONSE_FAIL
)) == 0,
1545 DRM_ERROR("timeout waiting for SBI to complete read transaction\n");
1549 value
= I915_READ(SBI_DATA
);
1552 spin_unlock_irqrestore(&dev_priv
->dpio_lock
, flags
);
1557 * intel_enable_pch_pll - enable PCH PLL
1558 * @dev_priv: i915 private structure
1559 * @pipe: pipe PLL to enable
1561 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1562 * drives the transcoder clock.
1564 static void intel_enable_pch_pll(struct intel_crtc
*intel_crtc
)
1566 struct drm_i915_private
*dev_priv
= intel_crtc
->base
.dev
->dev_private
;
1567 struct intel_pch_pll
*pll
;
1571 /* PCH PLLs only available on ILK, SNB and IVB */
1572 BUG_ON(dev_priv
->info
->gen
< 5);
1573 pll
= intel_crtc
->pch_pll
;
1577 if (WARN_ON(pll
->refcount
== 0))
1580 DRM_DEBUG_KMS("enable PCH PLL %x (active %d, on? %d)for crtc %d\n",
1581 pll
->pll_reg
, pll
->active
, pll
->on
,
1582 intel_crtc
->base
.base
.id
);
1584 /* PCH refclock must be enabled first */
1585 assert_pch_refclk_enabled(dev_priv
);
1587 if (pll
->active
++ && pll
->on
) {
1588 assert_pch_pll_enabled(dev_priv
, pll
, NULL
);
1592 DRM_DEBUG_KMS("enabling PCH PLL %x\n", pll
->pll_reg
);
1595 val
= I915_READ(reg
);
1596 val
|= DPLL_VCO_ENABLE
;
1597 I915_WRITE(reg
, val
);
1604 static void intel_disable_pch_pll(struct intel_crtc
*intel_crtc
)
1606 struct drm_i915_private
*dev_priv
= intel_crtc
->base
.dev
->dev_private
;
1607 struct intel_pch_pll
*pll
= intel_crtc
->pch_pll
;
1611 /* PCH only available on ILK+ */
1612 BUG_ON(dev_priv
->info
->gen
< 5);
1616 if (WARN_ON(pll
->refcount
== 0))
1619 DRM_DEBUG_KMS("disable PCH PLL %x (active %d, on? %d) for crtc %d\n",
1620 pll
->pll_reg
, pll
->active
, pll
->on
,
1621 intel_crtc
->base
.base
.id
);
1623 if (WARN_ON(pll
->active
== 0)) {
1624 assert_pch_pll_disabled(dev_priv
, pll
, NULL
);
1628 if (--pll
->active
) {
1629 assert_pch_pll_enabled(dev_priv
, pll
, NULL
);
1633 DRM_DEBUG_KMS("disabling PCH PLL %x\n", pll
->pll_reg
);
1635 /* Make sure transcoder isn't still depending on us */
1636 assert_transcoder_disabled(dev_priv
, intel_crtc
->pipe
);
1639 val
= I915_READ(reg
);
1640 val
&= ~DPLL_VCO_ENABLE
;
1641 I915_WRITE(reg
, val
);
1648 static void intel_enable_transcoder(struct drm_i915_private
*dev_priv
,
1652 u32 val
, pipeconf_val
;
1653 struct drm_crtc
*crtc
= dev_priv
->pipe_to_crtc_mapping
[pipe
];
1655 /* PCH only available on ILK+ */
1656 BUG_ON(dev_priv
->info
->gen
< 5);
1658 /* Make sure PCH DPLL is enabled */
1659 assert_pch_pll_enabled(dev_priv
,
1660 to_intel_crtc(crtc
)->pch_pll
,
1661 to_intel_crtc(crtc
));
1663 /* FDI must be feeding us bits for PCH ports */
1664 assert_fdi_tx_enabled(dev_priv
, pipe
);
1665 assert_fdi_rx_enabled(dev_priv
, pipe
);
1667 if (IS_HASWELL(dev_priv
->dev
) && pipe
> 0) {
1668 DRM_ERROR("Attempting to enable transcoder on Haswell with pipe > 0\n");
1671 reg
= TRANSCONF(pipe
);
1672 val
= I915_READ(reg
);
1673 pipeconf_val
= I915_READ(PIPECONF(pipe
));
1675 if (HAS_PCH_IBX(dev_priv
->dev
)) {
1677 * make the BPC in transcoder be consistent with
1678 * that in pipeconf reg.
1680 val
&= ~PIPE_BPC_MASK
;
1681 val
|= pipeconf_val
& PIPE_BPC_MASK
;
1684 val
&= ~TRANS_INTERLACE_MASK
;
1685 if ((pipeconf_val
& PIPECONF_INTERLACE_MASK
) == PIPECONF_INTERLACED_ILK
)
1686 if (HAS_PCH_IBX(dev_priv
->dev
) &&
1687 intel_pipe_has_type(crtc
, INTEL_OUTPUT_SDVO
))
1688 val
|= TRANS_LEGACY_INTERLACED_ILK
;
1690 val
|= TRANS_INTERLACED
;
1692 val
|= TRANS_PROGRESSIVE
;
1694 I915_WRITE(reg
, val
| TRANS_ENABLE
);
1695 if (wait_for(I915_READ(reg
) & TRANS_STATE_ENABLE
, 100))
1696 DRM_ERROR("failed to enable transcoder %d\n", pipe
);
1699 static void intel_disable_transcoder(struct drm_i915_private
*dev_priv
,
1705 /* FDI relies on the transcoder */
1706 assert_fdi_tx_disabled(dev_priv
, pipe
);
1707 assert_fdi_rx_disabled(dev_priv
, pipe
);
1709 /* Ports must be off as well */
1710 assert_pch_ports_disabled(dev_priv
, pipe
);
1712 reg
= TRANSCONF(pipe
);
1713 val
= I915_READ(reg
);
1714 val
&= ~TRANS_ENABLE
;
1715 I915_WRITE(reg
, val
);
1716 /* wait for PCH transcoder off, transcoder state */
1717 if (wait_for((I915_READ(reg
) & TRANS_STATE_ENABLE
) == 0, 50))
1718 DRM_ERROR("failed to disable transcoder %d\n", pipe
);
1722 * intel_enable_pipe - enable a pipe, asserting requirements
1723 * @dev_priv: i915 private structure
1724 * @pipe: pipe to enable
1725 * @pch_port: on ILK+, is this pipe driving a PCH port or not
1727 * Enable @pipe, making sure that various hardware specific requirements
1728 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1730 * @pipe should be %PIPE_A or %PIPE_B.
1732 * Will wait until the pipe is actually running (i.e. first vblank) before
1735 static void intel_enable_pipe(struct drm_i915_private
*dev_priv
, enum pipe pipe
,
1742 * A pipe without a PLL won't actually be able to drive bits from
1743 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1746 if (!HAS_PCH_SPLIT(dev_priv
->dev
))
1747 assert_pll_enabled(dev_priv
, pipe
);
1750 /* if driving the PCH, we need FDI enabled */
1751 assert_fdi_rx_pll_enabled(dev_priv
, pipe
);
1752 assert_fdi_tx_pll_enabled(dev_priv
, pipe
);
1754 /* FIXME: assert CPU port conditions for SNB+ */
1757 reg
= PIPECONF(pipe
);
1758 val
= I915_READ(reg
);
1759 if (val
& PIPECONF_ENABLE
)
1762 I915_WRITE(reg
, val
| PIPECONF_ENABLE
);
1763 intel_wait_for_vblank(dev_priv
->dev
, pipe
);
1767 * intel_disable_pipe - disable a pipe, asserting requirements
1768 * @dev_priv: i915 private structure
1769 * @pipe: pipe to disable
1771 * Disable @pipe, making sure that various hardware specific requirements
1772 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1774 * @pipe should be %PIPE_A or %PIPE_B.
1776 * Will wait until the pipe has shut down before returning.
1778 static void intel_disable_pipe(struct drm_i915_private
*dev_priv
,
1785 * Make sure planes won't keep trying to pump pixels to us,
1786 * or we might hang the display.
1788 assert_planes_disabled(dev_priv
, pipe
);
1790 /* Don't disable pipe A or pipe A PLLs if needed */
1791 if (pipe
== PIPE_A
&& (dev_priv
->quirks
& QUIRK_PIPEA_FORCE
))
1794 reg
= PIPECONF(pipe
);
1795 val
= I915_READ(reg
);
1796 if ((val
& PIPECONF_ENABLE
) == 0)
1799 I915_WRITE(reg
, val
& ~PIPECONF_ENABLE
);
1800 intel_wait_for_pipe_off(dev_priv
->dev
, pipe
);
1804 * Plane regs are double buffered, going from enabled->disabled needs a
1805 * trigger in order to latch. The display address reg provides this.
1807 void intel_flush_display_plane(struct drm_i915_private
*dev_priv
,
1810 I915_WRITE(DSPADDR(plane
), I915_READ(DSPADDR(plane
)));
1811 I915_WRITE(DSPSURF(plane
), I915_READ(DSPSURF(plane
)));
1815 * intel_enable_plane - enable a display plane on a given pipe
1816 * @dev_priv: i915 private structure
1817 * @plane: plane to enable
1818 * @pipe: pipe being fed
1820 * Enable @plane on @pipe, making sure that @pipe is running first.
1822 static void intel_enable_plane(struct drm_i915_private
*dev_priv
,
1823 enum plane plane
, enum pipe pipe
)
1828 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1829 assert_pipe_enabled(dev_priv
, pipe
);
1831 reg
= DSPCNTR(plane
);
1832 val
= I915_READ(reg
);
1833 if (val
& DISPLAY_PLANE_ENABLE
)
1836 I915_WRITE(reg
, val
| DISPLAY_PLANE_ENABLE
);
1837 intel_flush_display_plane(dev_priv
, plane
);
1838 intel_wait_for_vblank(dev_priv
->dev
, pipe
);
1842 * intel_disable_plane - disable a display plane
1843 * @dev_priv: i915 private structure
1844 * @plane: plane to disable
1845 * @pipe: pipe consuming the data
1847 * Disable @plane; should be an independent operation.
1849 static void intel_disable_plane(struct drm_i915_private
*dev_priv
,
1850 enum plane plane
, enum pipe pipe
)
1855 reg
= DSPCNTR(plane
);
1856 val
= I915_READ(reg
);
1857 if ((val
& DISPLAY_PLANE_ENABLE
) == 0)
1860 I915_WRITE(reg
, val
& ~DISPLAY_PLANE_ENABLE
);
1861 intel_flush_display_plane(dev_priv
, plane
);
1862 intel_wait_for_vblank(dev_priv
->dev
, pipe
);
1866 intel_pin_and_fence_fb_obj(struct drm_device
*dev
,
1867 struct drm_i915_gem_object
*obj
,
1868 struct intel_ring_buffer
*pipelined
)
1870 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1874 switch (obj
->tiling_mode
) {
1875 case I915_TILING_NONE
:
1876 if (IS_BROADWATER(dev
) || IS_CRESTLINE(dev
))
1877 alignment
= 128 * 1024;
1878 else if (INTEL_INFO(dev
)->gen
>= 4)
1879 alignment
= 4 * 1024;
1881 alignment
= 64 * 1024;
1884 /* pin() will align the object as required by fence */
1888 /* FIXME: Is this true? */
1889 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1895 dev_priv
->mm
.interruptible
= false;
1896 ret
= i915_gem_object_pin_to_display_plane(obj
, alignment
, pipelined
);
1898 goto err_interruptible
;
1900 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1901 * fence, whereas 965+ only requires a fence if using
1902 * framebuffer compression. For simplicity, we always install
1903 * a fence as the cost is not that onerous.
1905 ret
= i915_gem_object_get_fence(obj
);
1909 i915_gem_object_pin_fence(obj
);
1911 dev_priv
->mm
.interruptible
= true;
1915 i915_gem_object_unpin(obj
);
1917 dev_priv
->mm
.interruptible
= true;
1921 void intel_unpin_fb_obj(struct drm_i915_gem_object
*obj
)
1923 i915_gem_object_unpin_fence(obj
);
1924 i915_gem_object_unpin(obj
);
1927 /* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
1928 * is assumed to be a power-of-two. */
1929 static unsigned long gen4_compute_dspaddr_offset_xtiled(int *x
, int *y
,
1933 int tile_rows
, tiles
;
1937 tiles
= *x
/ (512/bpp
);
1940 return tile_rows
* pitch
* 8 + tiles
* 4096;
1943 static int i9xx_update_plane(struct drm_crtc
*crtc
, struct drm_framebuffer
*fb
,
1946 struct drm_device
*dev
= crtc
->dev
;
1947 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
1948 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
1949 struct intel_framebuffer
*intel_fb
;
1950 struct drm_i915_gem_object
*obj
;
1951 int plane
= intel_crtc
->plane
;
1952 unsigned long linear_offset
;
1961 DRM_ERROR("Can't update plane %d in SAREA\n", plane
);
1965 intel_fb
= to_intel_framebuffer(fb
);
1966 obj
= intel_fb
->obj
;
1968 reg
= DSPCNTR(plane
);
1969 dspcntr
= I915_READ(reg
);
1970 /* Mask out pixel format bits in case we change it */
1971 dspcntr
&= ~DISPPLANE_PIXFORMAT_MASK
;
1972 switch (fb
->bits_per_pixel
) {
1974 dspcntr
|= DISPPLANE_8BPP
;
1977 if (fb
->depth
== 15)
1978 dspcntr
|= DISPPLANE_15_16BPP
;
1980 dspcntr
|= DISPPLANE_16BPP
;
1984 dspcntr
|= DISPPLANE_32BPP_NO_ALPHA
;
1987 DRM_ERROR("Unknown color depth %d\n", fb
->bits_per_pixel
);
1990 if (INTEL_INFO(dev
)->gen
>= 4) {
1991 if (obj
->tiling_mode
!= I915_TILING_NONE
)
1992 dspcntr
|= DISPPLANE_TILED
;
1994 dspcntr
&= ~DISPPLANE_TILED
;
1997 I915_WRITE(reg
, dspcntr
);
1999 linear_offset
= y
* fb
->pitches
[0] + x
* (fb
->bits_per_pixel
/ 8);
2001 if (INTEL_INFO(dev
)->gen
>= 4) {
2002 intel_crtc
->dspaddr_offset
=
2003 gen4_compute_dspaddr_offset_xtiled(&x
, &y
,
2004 fb
->bits_per_pixel
/ 8,
2006 linear_offset
-= intel_crtc
->dspaddr_offset
;
2008 intel_crtc
->dspaddr_offset
= linear_offset
;
2011 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2012 obj
->gtt_offset
, linear_offset
, x
, y
, fb
->pitches
[0]);
2013 I915_WRITE(DSPSTRIDE(plane
), fb
->pitches
[0]);
2014 if (INTEL_INFO(dev
)->gen
>= 4) {
2015 I915_MODIFY_DISPBASE(DSPSURF(plane
),
2016 obj
->gtt_offset
+ intel_crtc
->dspaddr_offset
);
2017 I915_WRITE(DSPTILEOFF(plane
), (y
<< 16) | x
);
2018 I915_WRITE(DSPLINOFF(plane
), linear_offset
);
2020 I915_WRITE(DSPADDR(plane
), obj
->gtt_offset
+ linear_offset
);
2026 static int ironlake_update_plane(struct drm_crtc
*crtc
,
2027 struct drm_framebuffer
*fb
, int x
, int y
)
2029 struct drm_device
*dev
= crtc
->dev
;
2030 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2031 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2032 struct intel_framebuffer
*intel_fb
;
2033 struct drm_i915_gem_object
*obj
;
2034 int plane
= intel_crtc
->plane
;
2035 unsigned long linear_offset
;
2045 DRM_ERROR("Can't update plane %d in SAREA\n", plane
);
2049 intel_fb
= to_intel_framebuffer(fb
);
2050 obj
= intel_fb
->obj
;
2052 reg
= DSPCNTR(plane
);
2053 dspcntr
= I915_READ(reg
);
2054 /* Mask out pixel format bits in case we change it */
2055 dspcntr
&= ~DISPPLANE_PIXFORMAT_MASK
;
2056 switch (fb
->bits_per_pixel
) {
2058 dspcntr
|= DISPPLANE_8BPP
;
2061 if (fb
->depth
!= 16)
2064 dspcntr
|= DISPPLANE_16BPP
;
2068 if (fb
->depth
== 24)
2069 dspcntr
|= DISPPLANE_32BPP_NO_ALPHA
;
2070 else if (fb
->depth
== 30)
2071 dspcntr
|= DISPPLANE_32BPP_30BIT_NO_ALPHA
;
2076 DRM_ERROR("Unknown color depth %d\n", fb
->bits_per_pixel
);
2080 if (obj
->tiling_mode
!= I915_TILING_NONE
)
2081 dspcntr
|= DISPPLANE_TILED
;
2083 dspcntr
&= ~DISPPLANE_TILED
;
2086 dspcntr
|= DISPPLANE_TRICKLE_FEED_DISABLE
;
2088 I915_WRITE(reg
, dspcntr
);
2090 linear_offset
= y
* fb
->pitches
[0] + x
* (fb
->bits_per_pixel
/ 8);
2091 intel_crtc
->dspaddr_offset
=
2092 gen4_compute_dspaddr_offset_xtiled(&x
, &y
,
2093 fb
->bits_per_pixel
/ 8,
2095 linear_offset
-= intel_crtc
->dspaddr_offset
;
2097 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2098 obj
->gtt_offset
, linear_offset
, x
, y
, fb
->pitches
[0]);
2099 I915_WRITE(DSPSTRIDE(plane
), fb
->pitches
[0]);
2100 I915_MODIFY_DISPBASE(DSPSURF(plane
),
2101 obj
->gtt_offset
+ intel_crtc
->dspaddr_offset
);
2102 I915_WRITE(DSPTILEOFF(plane
), (y
<< 16) | x
);
2103 I915_WRITE(DSPLINOFF(plane
), linear_offset
);
2109 /* Assume fb object is pinned & idle & fenced and just update base pointers */
2111 intel_pipe_set_base_atomic(struct drm_crtc
*crtc
, struct drm_framebuffer
*fb
,
2112 int x
, int y
, enum mode_set_atomic state
)
2114 struct drm_device
*dev
= crtc
->dev
;
2115 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2117 if (dev_priv
->display
.disable_fbc
)
2118 dev_priv
->display
.disable_fbc(dev
);
2119 intel_increase_pllclock(crtc
);
2121 return dev_priv
->display
.update_plane(crtc
, fb
, x
, y
);
2125 intel_finish_fb(struct drm_framebuffer
*old_fb
)
2127 struct drm_i915_gem_object
*obj
= to_intel_framebuffer(old_fb
)->obj
;
2128 struct drm_i915_private
*dev_priv
= obj
->base
.dev
->dev_private
;
2129 bool was_interruptible
= dev_priv
->mm
.interruptible
;
2132 wait_event(dev_priv
->pending_flip_queue
,
2133 atomic_read(&dev_priv
->mm
.wedged
) ||
2134 atomic_read(&obj
->pending_flip
) == 0);
2136 /* Big Hammer, we also need to ensure that any pending
2137 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2138 * current scanout is retired before unpinning the old
2141 * This should only fail upon a hung GPU, in which case we
2142 * can safely continue.
2144 dev_priv
->mm
.interruptible
= false;
2145 ret
= i915_gem_object_finish_gpu(obj
);
2146 dev_priv
->mm
.interruptible
= was_interruptible
;
2152 intel_pipe_set_base(struct drm_crtc
*crtc
, int x
, int y
,
2153 struct drm_framebuffer
*fb
)
2155 struct drm_device
*dev
= crtc
->dev
;
2156 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2157 struct drm_i915_master_private
*master_priv
;
2158 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2159 struct drm_framebuffer
*old_fb
;
2164 DRM_ERROR("No FB bound\n");
2168 if(intel_crtc
->plane
> dev_priv
->num_pipe
) {
2169 DRM_ERROR("no plane for crtc: plane %d, num_pipes %d\n",
2171 dev_priv
->num_pipe
);
2175 mutex_lock(&dev
->struct_mutex
);
2176 ret
= intel_pin_and_fence_fb_obj(dev
,
2177 to_intel_framebuffer(fb
)->obj
,
2180 mutex_unlock(&dev
->struct_mutex
);
2181 DRM_ERROR("pin & fence failed\n");
2186 intel_finish_fb(crtc
->fb
);
2188 ret
= dev_priv
->display
.update_plane(crtc
, fb
, x
, y
);
2190 intel_unpin_fb_obj(to_intel_framebuffer(fb
)->obj
);
2191 mutex_unlock(&dev
->struct_mutex
);
2192 DRM_ERROR("failed to update base address\n");
2202 intel_wait_for_vblank(dev
, intel_crtc
->pipe
);
2203 intel_unpin_fb_obj(to_intel_framebuffer(old_fb
)->obj
);
2206 intel_update_fbc(dev
);
2207 mutex_unlock(&dev
->struct_mutex
);
2209 if (!dev
->primary
->master
)
2212 master_priv
= dev
->primary
->master
->driver_priv
;
2213 if (!master_priv
->sarea_priv
)
2216 if (intel_crtc
->pipe
) {
2217 master_priv
->sarea_priv
->pipeB_x
= x
;
2218 master_priv
->sarea_priv
->pipeB_y
= y
;
2220 master_priv
->sarea_priv
->pipeA_x
= x
;
2221 master_priv
->sarea_priv
->pipeA_y
= y
;
2227 static void ironlake_set_pll_edp(struct drm_crtc
*crtc
, int clock
)
2229 struct drm_device
*dev
= crtc
->dev
;
2230 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2233 DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock
);
2234 dpa_ctl
= I915_READ(DP_A
);
2235 dpa_ctl
&= ~DP_PLL_FREQ_MASK
;
2237 if (clock
< 200000) {
2239 dpa_ctl
|= DP_PLL_FREQ_160MHZ
;
2240 /* workaround for 160Mhz:
2241 1) program 0x4600c bits 15:0 = 0x8124
2242 2) program 0x46010 bit 0 = 1
2243 3) program 0x46034 bit 24 = 1
2244 4) program 0x64000 bit 14 = 1
2246 temp
= I915_READ(0x4600c);
2248 I915_WRITE(0x4600c, temp
| 0x8124);
2250 temp
= I915_READ(0x46010);
2251 I915_WRITE(0x46010, temp
| 1);
2253 temp
= I915_READ(0x46034);
2254 I915_WRITE(0x46034, temp
| (1 << 24));
2256 dpa_ctl
|= DP_PLL_FREQ_270MHZ
;
2258 I915_WRITE(DP_A
, dpa_ctl
);
2264 static void intel_fdi_normal_train(struct drm_crtc
*crtc
)
2266 struct drm_device
*dev
= crtc
->dev
;
2267 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2268 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2269 int pipe
= intel_crtc
->pipe
;
2272 /* enable normal train */
2273 reg
= FDI_TX_CTL(pipe
);
2274 temp
= I915_READ(reg
);
2275 if (IS_IVYBRIDGE(dev
)) {
2276 temp
&= ~FDI_LINK_TRAIN_NONE_IVB
;
2277 temp
|= FDI_LINK_TRAIN_NONE_IVB
| FDI_TX_ENHANCE_FRAME_ENABLE
;
2279 temp
&= ~FDI_LINK_TRAIN_NONE
;
2280 temp
|= FDI_LINK_TRAIN_NONE
| FDI_TX_ENHANCE_FRAME_ENABLE
;
2282 I915_WRITE(reg
, temp
);
2284 reg
= FDI_RX_CTL(pipe
);
2285 temp
= I915_READ(reg
);
2286 if (HAS_PCH_CPT(dev
)) {
2287 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2288 temp
|= FDI_LINK_TRAIN_NORMAL_CPT
;
2290 temp
&= ~FDI_LINK_TRAIN_NONE
;
2291 temp
|= FDI_LINK_TRAIN_NONE
;
2293 I915_WRITE(reg
, temp
| FDI_RX_ENHANCE_FRAME_ENABLE
);
2295 /* wait one idle pattern time */
2299 /* IVB wants error correction enabled */
2300 if (IS_IVYBRIDGE(dev
))
2301 I915_WRITE(reg
, I915_READ(reg
) | FDI_FS_ERRC_ENABLE
|
2302 FDI_FE_ERRC_ENABLE
);
2305 static void cpt_phase_pointer_enable(struct drm_device
*dev
, int pipe
)
2307 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2308 u32 flags
= I915_READ(SOUTH_CHICKEN1
);
2310 flags
|= FDI_PHASE_SYNC_OVR(pipe
);
2311 I915_WRITE(SOUTH_CHICKEN1
, flags
); /* once to unlock... */
2312 flags
|= FDI_PHASE_SYNC_EN(pipe
);
2313 I915_WRITE(SOUTH_CHICKEN1
, flags
); /* then again to enable */
2314 POSTING_READ(SOUTH_CHICKEN1
);
2317 /* The FDI link training functions for ILK/Ibexpeak. */
2318 static void ironlake_fdi_link_train(struct drm_crtc
*crtc
)
2320 struct drm_device
*dev
= crtc
->dev
;
2321 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2322 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2323 int pipe
= intel_crtc
->pipe
;
2324 int plane
= intel_crtc
->plane
;
2325 u32 reg
, temp
, tries
;
2327 /* FDI needs bits from pipe & plane first */
2328 assert_pipe_enabled(dev_priv
, pipe
);
2329 assert_plane_enabled(dev_priv
, plane
);
2331 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2333 reg
= FDI_RX_IMR(pipe
);
2334 temp
= I915_READ(reg
);
2335 temp
&= ~FDI_RX_SYMBOL_LOCK
;
2336 temp
&= ~FDI_RX_BIT_LOCK
;
2337 I915_WRITE(reg
, temp
);
2341 /* enable CPU FDI TX and PCH FDI RX */
2342 reg
= FDI_TX_CTL(pipe
);
2343 temp
= I915_READ(reg
);
2345 temp
|= (intel_crtc
->fdi_lanes
- 1) << 19;
2346 temp
&= ~FDI_LINK_TRAIN_NONE
;
2347 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2348 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
2350 reg
= FDI_RX_CTL(pipe
);
2351 temp
= I915_READ(reg
);
2352 temp
&= ~FDI_LINK_TRAIN_NONE
;
2353 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2354 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
2359 /* Ironlake workaround, enable clock pointer after FDI enable*/
2360 if (HAS_PCH_IBX(dev
)) {
2361 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
);
2362 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
|
2363 FDI_RX_PHASE_SYNC_POINTER_EN
);
2366 reg
= FDI_RX_IIR(pipe
);
2367 for (tries
= 0; tries
< 5; tries
++) {
2368 temp
= I915_READ(reg
);
2369 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2371 if ((temp
& FDI_RX_BIT_LOCK
)) {
2372 DRM_DEBUG_KMS("FDI train 1 done.\n");
2373 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
2378 DRM_ERROR("FDI train 1 fail!\n");
2381 reg
= FDI_TX_CTL(pipe
);
2382 temp
= I915_READ(reg
);
2383 temp
&= ~FDI_LINK_TRAIN_NONE
;
2384 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
2385 I915_WRITE(reg
, temp
);
2387 reg
= FDI_RX_CTL(pipe
);
2388 temp
= I915_READ(reg
);
2389 temp
&= ~FDI_LINK_TRAIN_NONE
;
2390 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
2391 I915_WRITE(reg
, temp
);
2396 reg
= FDI_RX_IIR(pipe
);
2397 for (tries
= 0; tries
< 5; tries
++) {
2398 temp
= I915_READ(reg
);
2399 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2401 if (temp
& FDI_RX_SYMBOL_LOCK
) {
2402 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
2403 DRM_DEBUG_KMS("FDI train 2 done.\n");
2408 DRM_ERROR("FDI train 2 fail!\n");
2410 DRM_DEBUG_KMS("FDI train done\n");
2414 static const int snb_b_fdi_train_param
[] = {
2415 FDI_LINK_TRAIN_400MV_0DB_SNB_B
,
2416 FDI_LINK_TRAIN_400MV_6DB_SNB_B
,
2417 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B
,
2418 FDI_LINK_TRAIN_800MV_0DB_SNB_B
,
2421 /* The FDI link training functions for SNB/Cougarpoint. */
2422 static void gen6_fdi_link_train(struct drm_crtc
*crtc
)
2424 struct drm_device
*dev
= crtc
->dev
;
2425 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2426 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2427 int pipe
= intel_crtc
->pipe
;
2428 u32 reg
, temp
, i
, retry
;
2430 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2432 reg
= FDI_RX_IMR(pipe
);
2433 temp
= I915_READ(reg
);
2434 temp
&= ~FDI_RX_SYMBOL_LOCK
;
2435 temp
&= ~FDI_RX_BIT_LOCK
;
2436 I915_WRITE(reg
, temp
);
2441 /* enable CPU FDI TX and PCH FDI RX */
2442 reg
= FDI_TX_CTL(pipe
);
2443 temp
= I915_READ(reg
);
2445 temp
|= (intel_crtc
->fdi_lanes
- 1) << 19;
2446 temp
&= ~FDI_LINK_TRAIN_NONE
;
2447 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2448 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2450 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
2451 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
2453 reg
= FDI_RX_CTL(pipe
);
2454 temp
= I915_READ(reg
);
2455 if (HAS_PCH_CPT(dev
)) {
2456 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2457 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
2459 temp
&= ~FDI_LINK_TRAIN_NONE
;
2460 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2462 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
2467 if (HAS_PCH_CPT(dev
))
2468 cpt_phase_pointer_enable(dev
, pipe
);
2470 for (i
= 0; i
< 4; i
++) {
2471 reg
= FDI_TX_CTL(pipe
);
2472 temp
= I915_READ(reg
);
2473 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2474 temp
|= snb_b_fdi_train_param
[i
];
2475 I915_WRITE(reg
, temp
);
2480 for (retry
= 0; retry
< 5; retry
++) {
2481 reg
= FDI_RX_IIR(pipe
);
2482 temp
= I915_READ(reg
);
2483 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2484 if (temp
& FDI_RX_BIT_LOCK
) {
2485 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
2486 DRM_DEBUG_KMS("FDI train 1 done.\n");
2495 DRM_ERROR("FDI train 1 fail!\n");
2498 reg
= FDI_TX_CTL(pipe
);
2499 temp
= I915_READ(reg
);
2500 temp
&= ~FDI_LINK_TRAIN_NONE
;
2501 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
2503 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2505 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
2507 I915_WRITE(reg
, temp
);
2509 reg
= FDI_RX_CTL(pipe
);
2510 temp
= I915_READ(reg
);
2511 if (HAS_PCH_CPT(dev
)) {
2512 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2513 temp
|= FDI_LINK_TRAIN_PATTERN_2_CPT
;
2515 temp
&= ~FDI_LINK_TRAIN_NONE
;
2516 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
2518 I915_WRITE(reg
, temp
);
2523 for (i
= 0; i
< 4; i
++) {
2524 reg
= FDI_TX_CTL(pipe
);
2525 temp
= I915_READ(reg
);
2526 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2527 temp
|= snb_b_fdi_train_param
[i
];
2528 I915_WRITE(reg
, temp
);
2533 for (retry
= 0; retry
< 5; retry
++) {
2534 reg
= FDI_RX_IIR(pipe
);
2535 temp
= I915_READ(reg
);
2536 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2537 if (temp
& FDI_RX_SYMBOL_LOCK
) {
2538 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
2539 DRM_DEBUG_KMS("FDI train 2 done.\n");
2548 DRM_ERROR("FDI train 2 fail!\n");
2550 DRM_DEBUG_KMS("FDI train done.\n");
2553 /* Manual link training for Ivy Bridge A0 parts */
2554 static void ivb_manual_fdi_link_train(struct drm_crtc
*crtc
)
2556 struct drm_device
*dev
= crtc
->dev
;
2557 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2558 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2559 int pipe
= intel_crtc
->pipe
;
2562 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2564 reg
= FDI_RX_IMR(pipe
);
2565 temp
= I915_READ(reg
);
2566 temp
&= ~FDI_RX_SYMBOL_LOCK
;
2567 temp
&= ~FDI_RX_BIT_LOCK
;
2568 I915_WRITE(reg
, temp
);
2573 /* enable CPU FDI TX and PCH FDI RX */
2574 reg
= FDI_TX_CTL(pipe
);
2575 temp
= I915_READ(reg
);
2577 temp
|= (intel_crtc
->fdi_lanes
- 1) << 19;
2578 temp
&= ~(FDI_LINK_TRAIN_AUTO
| FDI_LINK_TRAIN_NONE_IVB
);
2579 temp
|= FDI_LINK_TRAIN_PATTERN_1_IVB
;
2580 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2581 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
2582 temp
|= FDI_COMPOSITE_SYNC
;
2583 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
2585 reg
= FDI_RX_CTL(pipe
);
2586 temp
= I915_READ(reg
);
2587 temp
&= ~FDI_LINK_TRAIN_AUTO
;
2588 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2589 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
2590 temp
|= FDI_COMPOSITE_SYNC
;
2591 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
2596 if (HAS_PCH_CPT(dev
))
2597 cpt_phase_pointer_enable(dev
, pipe
);
2599 for (i
= 0; i
< 4; i
++) {
2600 reg
= FDI_TX_CTL(pipe
);
2601 temp
= I915_READ(reg
);
2602 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2603 temp
|= snb_b_fdi_train_param
[i
];
2604 I915_WRITE(reg
, temp
);
2609 reg
= FDI_RX_IIR(pipe
);
2610 temp
= I915_READ(reg
);
2611 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2613 if (temp
& FDI_RX_BIT_LOCK
||
2614 (I915_READ(reg
) & FDI_RX_BIT_LOCK
)) {
2615 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
2616 DRM_DEBUG_KMS("FDI train 1 done.\n");
2621 DRM_ERROR("FDI train 1 fail!\n");
2624 reg
= FDI_TX_CTL(pipe
);
2625 temp
= I915_READ(reg
);
2626 temp
&= ~FDI_LINK_TRAIN_NONE_IVB
;
2627 temp
|= FDI_LINK_TRAIN_PATTERN_2_IVB
;
2628 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2629 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
2630 I915_WRITE(reg
, temp
);
2632 reg
= FDI_RX_CTL(pipe
);
2633 temp
= I915_READ(reg
);
2634 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2635 temp
|= FDI_LINK_TRAIN_PATTERN_2_CPT
;
2636 I915_WRITE(reg
, temp
);
2641 for (i
= 0; i
< 4; i
++) {
2642 reg
= FDI_TX_CTL(pipe
);
2643 temp
= I915_READ(reg
);
2644 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
2645 temp
|= snb_b_fdi_train_param
[i
];
2646 I915_WRITE(reg
, temp
);
2651 reg
= FDI_RX_IIR(pipe
);
2652 temp
= I915_READ(reg
);
2653 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
2655 if (temp
& FDI_RX_SYMBOL_LOCK
) {
2656 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
2657 DRM_DEBUG_KMS("FDI train 2 done.\n");
2662 DRM_ERROR("FDI train 2 fail!\n");
2664 DRM_DEBUG_KMS("FDI train done.\n");
2667 static void ironlake_fdi_pll_enable(struct intel_crtc
*intel_crtc
)
2669 struct drm_device
*dev
= intel_crtc
->base
.dev
;
2670 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2671 int pipe
= intel_crtc
->pipe
;
2674 /* Write the TU size bits so error detection works */
2675 I915_WRITE(FDI_RX_TUSIZE1(pipe
),
2676 I915_READ(PIPE_DATA_M1(pipe
)) & TU_SIZE_MASK
);
2678 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
2679 reg
= FDI_RX_CTL(pipe
);
2680 temp
= I915_READ(reg
);
2681 temp
&= ~((0x7 << 19) | (0x7 << 16));
2682 temp
|= (intel_crtc
->fdi_lanes
- 1) << 19;
2683 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPE_BPC_MASK
) << 11;
2684 I915_WRITE(reg
, temp
| FDI_RX_PLL_ENABLE
);
2689 /* Switch from Rawclk to PCDclk */
2690 temp
= I915_READ(reg
);
2691 I915_WRITE(reg
, temp
| FDI_PCDCLK
);
2696 /* On Haswell, the PLL configuration for ports and pipes is handled
2697 * separately, as part of DDI setup */
2698 if (!IS_HASWELL(dev
)) {
2699 /* Enable CPU FDI TX PLL, always on for Ironlake */
2700 reg
= FDI_TX_CTL(pipe
);
2701 temp
= I915_READ(reg
);
2702 if ((temp
& FDI_TX_PLL_ENABLE
) == 0) {
2703 I915_WRITE(reg
, temp
| FDI_TX_PLL_ENABLE
);
2711 static void ironlake_fdi_pll_disable(struct intel_crtc
*intel_crtc
)
2713 struct drm_device
*dev
= intel_crtc
->base
.dev
;
2714 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2715 int pipe
= intel_crtc
->pipe
;
2718 /* Switch from PCDclk to Rawclk */
2719 reg
= FDI_RX_CTL(pipe
);
2720 temp
= I915_READ(reg
);
2721 I915_WRITE(reg
, temp
& ~FDI_PCDCLK
);
2723 /* Disable CPU FDI TX PLL */
2724 reg
= FDI_TX_CTL(pipe
);
2725 temp
= I915_READ(reg
);
2726 I915_WRITE(reg
, temp
& ~FDI_TX_PLL_ENABLE
);
2731 reg
= FDI_RX_CTL(pipe
);
2732 temp
= I915_READ(reg
);
2733 I915_WRITE(reg
, temp
& ~FDI_RX_PLL_ENABLE
);
2735 /* Wait for the clocks to turn off. */
2740 static void cpt_phase_pointer_disable(struct drm_device
*dev
, int pipe
)
2742 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2743 u32 flags
= I915_READ(SOUTH_CHICKEN1
);
2745 flags
&= ~(FDI_PHASE_SYNC_EN(pipe
));
2746 I915_WRITE(SOUTH_CHICKEN1
, flags
); /* once to disable... */
2747 flags
&= ~(FDI_PHASE_SYNC_OVR(pipe
));
2748 I915_WRITE(SOUTH_CHICKEN1
, flags
); /* then again to lock */
2749 POSTING_READ(SOUTH_CHICKEN1
);
2751 static void ironlake_fdi_disable(struct drm_crtc
*crtc
)
2753 struct drm_device
*dev
= crtc
->dev
;
2754 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2755 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2756 int pipe
= intel_crtc
->pipe
;
2759 /* disable CPU FDI tx and PCH FDI rx */
2760 reg
= FDI_TX_CTL(pipe
);
2761 temp
= I915_READ(reg
);
2762 I915_WRITE(reg
, temp
& ~FDI_TX_ENABLE
);
2765 reg
= FDI_RX_CTL(pipe
);
2766 temp
= I915_READ(reg
);
2767 temp
&= ~(0x7 << 16);
2768 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPE_BPC_MASK
) << 11;
2769 I915_WRITE(reg
, temp
& ~FDI_RX_ENABLE
);
2774 /* Ironlake workaround, disable clock pointer after downing FDI */
2775 if (HAS_PCH_IBX(dev
)) {
2776 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
);
2777 I915_WRITE(FDI_RX_CHICKEN(pipe
),
2778 I915_READ(FDI_RX_CHICKEN(pipe
) &
2779 ~FDI_RX_PHASE_SYNC_POINTER_EN
));
2780 } else if (HAS_PCH_CPT(dev
)) {
2781 cpt_phase_pointer_disable(dev
, pipe
);
2784 /* still set train pattern 1 */
2785 reg
= FDI_TX_CTL(pipe
);
2786 temp
= I915_READ(reg
);
2787 temp
&= ~FDI_LINK_TRAIN_NONE
;
2788 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2789 I915_WRITE(reg
, temp
);
2791 reg
= FDI_RX_CTL(pipe
);
2792 temp
= I915_READ(reg
);
2793 if (HAS_PCH_CPT(dev
)) {
2794 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
2795 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
2797 temp
&= ~FDI_LINK_TRAIN_NONE
;
2798 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
2800 /* BPC in FDI rx is consistent with that in PIPECONF */
2801 temp
&= ~(0x07 << 16);
2802 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPE_BPC_MASK
) << 11;
2803 I915_WRITE(reg
, temp
);
2809 static void intel_crtc_wait_for_pending_flips(struct drm_crtc
*crtc
)
2811 struct drm_device
*dev
= crtc
->dev
;
2813 if (crtc
->fb
== NULL
)
2816 mutex_lock(&dev
->struct_mutex
);
2817 intel_finish_fb(crtc
->fb
);
2818 mutex_unlock(&dev
->struct_mutex
);
2821 static bool intel_crtc_driving_pch(struct drm_crtc
*crtc
)
2823 struct drm_device
*dev
= crtc
->dev
;
2824 struct intel_encoder
*intel_encoder
;
2827 * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2828 * must be driven by its own crtc; no sharing is possible.
2830 for_each_encoder_on_crtc(dev
, crtc
, intel_encoder
) {
2832 /* On Haswell, LPT PCH handles the VGA connection via FDI, and Haswell
2833 * CPU handles all others */
2834 if (IS_HASWELL(dev
)) {
2835 /* It is still unclear how this will work on PPT, so throw up a warning */
2836 WARN_ON(!HAS_PCH_LPT(dev
));
2838 if (intel_encoder
->type
== INTEL_OUTPUT_ANALOG
) {
2839 DRM_DEBUG_KMS("Haswell detected DAC encoder, assuming is PCH\n");
2842 DRM_DEBUG_KMS("Haswell detected encoder %d, assuming is CPU\n",
2843 intel_encoder
->type
);
2848 switch (intel_encoder
->type
) {
2849 case INTEL_OUTPUT_EDP
:
2850 if (!intel_encoder_is_pch_edp(&intel_encoder
->base
))
2859 /* Program iCLKIP clock to the desired frequency */
2860 static void lpt_program_iclkip(struct drm_crtc
*crtc
)
2862 struct drm_device
*dev
= crtc
->dev
;
2863 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2864 u32 divsel
, phaseinc
, auxdiv
, phasedir
= 0;
2867 /* It is necessary to ungate the pixclk gate prior to programming
2868 * the divisors, and gate it back when it is done.
2870 I915_WRITE(PIXCLK_GATE
, PIXCLK_GATE_GATE
);
2872 /* Disable SSCCTL */
2873 intel_sbi_write(dev_priv
, SBI_SSCCTL6
,
2874 intel_sbi_read(dev_priv
, SBI_SSCCTL6
) |
2875 SBI_SSCCTL_DISABLE
);
2877 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
2878 if (crtc
->mode
.clock
== 20000) {
2883 /* The iCLK virtual clock root frequency is in MHz,
2884 * but the crtc->mode.clock in in KHz. To get the divisors,
2885 * it is necessary to divide one by another, so we
2886 * convert the virtual clock precision to KHz here for higher
2889 u32 iclk_virtual_root_freq
= 172800 * 1000;
2890 u32 iclk_pi_range
= 64;
2891 u32 desired_divisor
, msb_divisor_value
, pi_value
;
2893 desired_divisor
= (iclk_virtual_root_freq
/ crtc
->mode
.clock
);
2894 msb_divisor_value
= desired_divisor
/ iclk_pi_range
;
2895 pi_value
= desired_divisor
% iclk_pi_range
;
2898 divsel
= msb_divisor_value
- 2;
2899 phaseinc
= pi_value
;
2902 /* This should not happen with any sane values */
2903 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel
) &
2904 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK
);
2905 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir
) &
2906 ~SBI_SSCDIVINTPHASE_INCVAL_MASK
);
2908 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
2915 /* Program SSCDIVINTPHASE6 */
2916 temp
= intel_sbi_read(dev_priv
, SBI_SSCDIVINTPHASE6
);
2917 temp
&= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK
;
2918 temp
|= SBI_SSCDIVINTPHASE_DIVSEL(divsel
);
2919 temp
&= ~SBI_SSCDIVINTPHASE_INCVAL_MASK
;
2920 temp
|= SBI_SSCDIVINTPHASE_INCVAL(phaseinc
);
2921 temp
|= SBI_SSCDIVINTPHASE_DIR(phasedir
);
2922 temp
|= SBI_SSCDIVINTPHASE_PROPAGATE
;
2924 intel_sbi_write(dev_priv
,
2925 SBI_SSCDIVINTPHASE6
,
2928 /* Program SSCAUXDIV */
2929 temp
= intel_sbi_read(dev_priv
, SBI_SSCAUXDIV6
);
2930 temp
&= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
2931 temp
|= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv
);
2932 intel_sbi_write(dev_priv
,
2937 /* Enable modulator and associated divider */
2938 temp
= intel_sbi_read(dev_priv
, SBI_SSCCTL6
);
2939 temp
&= ~SBI_SSCCTL_DISABLE
;
2940 intel_sbi_write(dev_priv
,
2944 /* Wait for initialization time */
2947 I915_WRITE(PIXCLK_GATE
, PIXCLK_GATE_UNGATE
);
2951 * Enable PCH resources required for PCH ports:
2953 * - FDI training & RX/TX
2954 * - update transcoder timings
2955 * - DP transcoding bits
2958 static void ironlake_pch_enable(struct drm_crtc
*crtc
)
2960 struct drm_device
*dev
= crtc
->dev
;
2961 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
2962 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
2963 int pipe
= intel_crtc
->pipe
;
2966 assert_transcoder_disabled(dev_priv
, pipe
);
2968 /* For PCH output, training FDI link */
2969 dev_priv
->display
.fdi_link_train(crtc
);
2971 intel_enable_pch_pll(intel_crtc
);
2973 if (HAS_PCH_LPT(dev
)) {
2974 DRM_DEBUG_KMS("LPT detected: programming iCLKIP\n");
2975 lpt_program_iclkip(crtc
);
2976 } else if (HAS_PCH_CPT(dev
)) {
2979 temp
= I915_READ(PCH_DPLL_SEL
);
2983 temp
|= TRANSA_DPLL_ENABLE
;
2984 sel
= TRANSA_DPLLB_SEL
;
2987 temp
|= TRANSB_DPLL_ENABLE
;
2988 sel
= TRANSB_DPLLB_SEL
;
2991 temp
|= TRANSC_DPLL_ENABLE
;
2992 sel
= TRANSC_DPLLB_SEL
;
2995 if (intel_crtc
->pch_pll
->pll_reg
== _PCH_DPLL_B
)
2999 I915_WRITE(PCH_DPLL_SEL
, temp
);
3002 /* set transcoder timing, panel must allow it */
3003 assert_panel_unlocked(dev_priv
, pipe
);
3004 I915_WRITE(TRANS_HTOTAL(pipe
), I915_READ(HTOTAL(pipe
)));
3005 I915_WRITE(TRANS_HBLANK(pipe
), I915_READ(HBLANK(pipe
)));
3006 I915_WRITE(TRANS_HSYNC(pipe
), I915_READ(HSYNC(pipe
)));
3008 I915_WRITE(TRANS_VTOTAL(pipe
), I915_READ(VTOTAL(pipe
)));
3009 I915_WRITE(TRANS_VBLANK(pipe
), I915_READ(VBLANK(pipe
)));
3010 I915_WRITE(TRANS_VSYNC(pipe
), I915_READ(VSYNC(pipe
)));
3011 I915_WRITE(TRANS_VSYNCSHIFT(pipe
), I915_READ(VSYNCSHIFT(pipe
)));
3013 if (!IS_HASWELL(dev
))
3014 intel_fdi_normal_train(crtc
);
3016 /* For PCH DP, enable TRANS_DP_CTL */
3017 if (HAS_PCH_CPT(dev
) &&
3018 (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
) ||
3019 intel_pipe_has_type(crtc
, INTEL_OUTPUT_EDP
))) {
3020 u32 bpc
= (I915_READ(PIPECONF(pipe
)) & PIPE_BPC_MASK
) >> 5;
3021 reg
= TRANS_DP_CTL(pipe
);
3022 temp
= I915_READ(reg
);
3023 temp
&= ~(TRANS_DP_PORT_SEL_MASK
|
3024 TRANS_DP_SYNC_MASK
|
3026 temp
|= (TRANS_DP_OUTPUT_ENABLE
|
3027 TRANS_DP_ENH_FRAMING
);
3028 temp
|= bpc
<< 9; /* same format but at 11:9 */
3030 if (crtc
->mode
.flags
& DRM_MODE_FLAG_PHSYNC
)
3031 temp
|= TRANS_DP_HSYNC_ACTIVE_HIGH
;
3032 if (crtc
->mode
.flags
& DRM_MODE_FLAG_PVSYNC
)
3033 temp
|= TRANS_DP_VSYNC_ACTIVE_HIGH
;
3035 switch (intel_trans_dp_port_sel(crtc
)) {
3037 temp
|= TRANS_DP_PORT_SEL_B
;
3040 temp
|= TRANS_DP_PORT_SEL_C
;
3043 temp
|= TRANS_DP_PORT_SEL_D
;
3046 DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n");
3047 temp
|= TRANS_DP_PORT_SEL_B
;
3051 I915_WRITE(reg
, temp
);
3054 intel_enable_transcoder(dev_priv
, pipe
);
3057 static void intel_put_pch_pll(struct intel_crtc
*intel_crtc
)
3059 struct intel_pch_pll
*pll
= intel_crtc
->pch_pll
;
3064 if (pll
->refcount
== 0) {
3065 WARN(1, "bad PCH PLL refcount\n");
3070 intel_crtc
->pch_pll
= NULL
;
3073 static struct intel_pch_pll
*intel_get_pch_pll(struct intel_crtc
*intel_crtc
, u32 dpll
, u32 fp
)
3075 struct drm_i915_private
*dev_priv
= intel_crtc
->base
.dev
->dev_private
;
3076 struct intel_pch_pll
*pll
;
3079 pll
= intel_crtc
->pch_pll
;
3081 DRM_DEBUG_KMS("CRTC:%d reusing existing PCH PLL %x\n",
3082 intel_crtc
->base
.base
.id
, pll
->pll_reg
);
3086 if (HAS_PCH_IBX(dev_priv
->dev
)) {
3087 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
3088 i
= intel_crtc
->pipe
;
3089 pll
= &dev_priv
->pch_plls
[i
];
3091 DRM_DEBUG_KMS("CRTC:%d using pre-allocated PCH PLL %x\n",
3092 intel_crtc
->base
.base
.id
, pll
->pll_reg
);
3097 for (i
= 0; i
< dev_priv
->num_pch_pll
; i
++) {
3098 pll
= &dev_priv
->pch_plls
[i
];
3100 /* Only want to check enabled timings first */
3101 if (pll
->refcount
== 0)
3104 if (dpll
== (I915_READ(pll
->pll_reg
) & 0x7fffffff) &&
3105 fp
== I915_READ(pll
->fp0_reg
)) {
3106 DRM_DEBUG_KMS("CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n",
3107 intel_crtc
->base
.base
.id
,
3108 pll
->pll_reg
, pll
->refcount
, pll
->active
);
3114 /* Ok no matching timings, maybe there's a free one? */
3115 for (i
= 0; i
< dev_priv
->num_pch_pll
; i
++) {
3116 pll
= &dev_priv
->pch_plls
[i
];
3117 if (pll
->refcount
== 0) {
3118 DRM_DEBUG_KMS("CRTC:%d allocated PCH PLL %x\n",
3119 intel_crtc
->base
.base
.id
, pll
->pll_reg
);
3127 intel_crtc
->pch_pll
= pll
;
3129 DRM_DEBUG_DRIVER("using pll %d for pipe %d\n", i
, intel_crtc
->pipe
);
3130 prepare
: /* separate function? */
3131 DRM_DEBUG_DRIVER("switching PLL %x off\n", pll
->pll_reg
);
3133 /* Wait for the clocks to stabilize before rewriting the regs */
3134 I915_WRITE(pll
->pll_reg
, dpll
& ~DPLL_VCO_ENABLE
);
3135 POSTING_READ(pll
->pll_reg
);
3138 I915_WRITE(pll
->fp0_reg
, fp
);
3139 I915_WRITE(pll
->pll_reg
, dpll
& ~DPLL_VCO_ENABLE
);
3144 void intel_cpt_verify_modeset(struct drm_device
*dev
, int pipe
)
3146 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3147 int dslreg
= PIPEDSL(pipe
), tc2reg
= TRANS_CHICKEN2(pipe
);
3150 temp
= I915_READ(dslreg
);
3152 if (wait_for(I915_READ(dslreg
) != temp
, 5)) {
3153 /* Without this, mode sets may fail silently on FDI */
3154 I915_WRITE(tc2reg
, TRANS_AUTOTRAIN_GEN_STALL_DIS
);
3156 I915_WRITE(tc2reg
, 0);
3157 if (wait_for(I915_READ(dslreg
) != temp
, 5))
3158 DRM_ERROR("mode set failed: pipe %d stuck\n", pipe
);
3162 static void ironlake_crtc_enable(struct drm_crtc
*crtc
)
3164 struct drm_device
*dev
= crtc
->dev
;
3165 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3166 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3167 struct intel_encoder
*encoder
;
3168 int pipe
= intel_crtc
->pipe
;
3169 int plane
= intel_crtc
->plane
;
3173 WARN_ON(!crtc
->enabled
);
3175 if (intel_crtc
->active
)
3178 intel_crtc
->active
= true;
3179 intel_update_watermarks(dev
);
3181 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
3182 temp
= I915_READ(PCH_LVDS
);
3183 if ((temp
& LVDS_PORT_EN
) == 0)
3184 I915_WRITE(PCH_LVDS
, temp
| LVDS_PORT_EN
);
3187 is_pch_port
= intel_crtc_driving_pch(crtc
);
3190 ironlake_fdi_pll_enable(intel_crtc
);
3192 assert_fdi_tx_disabled(dev_priv
, pipe
);
3193 assert_fdi_rx_disabled(dev_priv
, pipe
);
3196 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
3197 if (encoder
->pre_enable
)
3198 encoder
->pre_enable(encoder
);
3200 /* Enable panel fitting for LVDS */
3201 if (dev_priv
->pch_pf_size
&&
3202 (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) || HAS_eDP
)) {
3203 /* Force use of hard-coded filter coefficients
3204 * as some pre-programmed values are broken,
3207 I915_WRITE(PF_CTL(pipe
), PF_ENABLE
| PF_FILTER_MED_3x3
);
3208 I915_WRITE(PF_WIN_POS(pipe
), dev_priv
->pch_pf_pos
);
3209 I915_WRITE(PF_WIN_SZ(pipe
), dev_priv
->pch_pf_size
);
3213 * On ILK+ LUT must be loaded before the pipe is running but with
3216 intel_crtc_load_lut(crtc
);
3218 if (IS_HASWELL(dev
))
3219 intel_ddi_enable_pipe_func(crtc
);
3221 intel_enable_pipe(dev_priv
, pipe
, is_pch_port
);
3222 intel_enable_plane(dev_priv
, plane
, pipe
);
3225 ironlake_pch_enable(crtc
);
3227 mutex_lock(&dev
->struct_mutex
);
3228 intel_update_fbc(dev
);
3229 mutex_unlock(&dev
->struct_mutex
);
3231 intel_crtc_update_cursor(crtc
, true);
3233 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
3234 encoder
->enable(encoder
);
3236 if (HAS_PCH_CPT(dev
))
3237 intel_cpt_verify_modeset(dev
, intel_crtc
->pipe
);
3240 static void ironlake_crtc_disable(struct drm_crtc
*crtc
)
3242 struct drm_device
*dev
= crtc
->dev
;
3243 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3244 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3245 struct intel_encoder
*encoder
;
3246 int pipe
= intel_crtc
->pipe
;
3247 int plane
= intel_crtc
->plane
;
3251 if (!intel_crtc
->active
)
3254 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
3255 encoder
->disable(encoder
);
3257 intel_crtc_wait_for_pending_flips(crtc
);
3258 drm_vblank_off(dev
, pipe
);
3259 intel_crtc_update_cursor(crtc
, false);
3261 intel_disable_plane(dev_priv
, plane
, pipe
);
3263 if (dev_priv
->cfb_plane
== plane
)
3264 intel_disable_fbc(dev
);
3266 intel_disable_pipe(dev_priv
, pipe
);
3268 if (IS_HASWELL(dev
))
3269 intel_ddi_disable_pipe_func(dev_priv
, pipe
);
3272 I915_WRITE(PF_CTL(pipe
), 0);
3273 I915_WRITE(PF_WIN_SZ(pipe
), 0);
3275 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
3276 if (encoder
->post_disable
)
3277 encoder
->post_disable(encoder
);
3279 ironlake_fdi_disable(crtc
);
3281 intel_disable_transcoder(dev_priv
, pipe
);
3283 if (HAS_PCH_CPT(dev
)) {
3284 /* disable TRANS_DP_CTL */
3285 reg
= TRANS_DP_CTL(pipe
);
3286 temp
= I915_READ(reg
);
3287 temp
&= ~(TRANS_DP_OUTPUT_ENABLE
| TRANS_DP_PORT_SEL_MASK
);
3288 temp
|= TRANS_DP_PORT_SEL_NONE
;
3289 I915_WRITE(reg
, temp
);
3291 /* disable DPLL_SEL */
3292 temp
= I915_READ(PCH_DPLL_SEL
);
3295 temp
&= ~(TRANSA_DPLL_ENABLE
| TRANSA_DPLLB_SEL
);
3298 temp
&= ~(TRANSB_DPLL_ENABLE
| TRANSB_DPLLB_SEL
);
3301 /* C shares PLL A or B */
3302 temp
&= ~(TRANSC_DPLL_ENABLE
| TRANSC_DPLLB_SEL
);
3307 I915_WRITE(PCH_DPLL_SEL
, temp
);
3310 /* disable PCH DPLL */
3311 intel_disable_pch_pll(intel_crtc
);
3313 ironlake_fdi_pll_disable(intel_crtc
);
3315 intel_crtc
->active
= false;
3316 intel_update_watermarks(dev
);
3318 mutex_lock(&dev
->struct_mutex
);
3319 intel_update_fbc(dev
);
3320 mutex_unlock(&dev
->struct_mutex
);
3323 static void ironlake_crtc_off(struct drm_crtc
*crtc
)
3325 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3326 intel_put_pch_pll(intel_crtc
);
3329 static void intel_crtc_dpms_overlay(struct intel_crtc
*intel_crtc
, bool enable
)
3331 if (!enable
&& intel_crtc
->overlay
) {
3332 struct drm_device
*dev
= intel_crtc
->base
.dev
;
3333 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3335 mutex_lock(&dev
->struct_mutex
);
3336 dev_priv
->mm
.interruptible
= false;
3337 (void) intel_overlay_switch_off(intel_crtc
->overlay
);
3338 dev_priv
->mm
.interruptible
= true;
3339 mutex_unlock(&dev
->struct_mutex
);
3342 /* Let userspace switch the overlay on again. In most cases userspace
3343 * has to recompute where to put it anyway.
3347 static void i9xx_crtc_enable(struct drm_crtc
*crtc
)
3349 struct drm_device
*dev
= crtc
->dev
;
3350 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3351 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3352 struct intel_encoder
*encoder
;
3353 int pipe
= intel_crtc
->pipe
;
3354 int plane
= intel_crtc
->plane
;
3356 WARN_ON(!crtc
->enabled
);
3358 if (intel_crtc
->active
)
3361 intel_crtc
->active
= true;
3362 intel_update_watermarks(dev
);
3364 intel_enable_pll(dev_priv
, pipe
);
3365 intel_enable_pipe(dev_priv
, pipe
, false);
3366 intel_enable_plane(dev_priv
, plane
, pipe
);
3368 intel_crtc_load_lut(crtc
);
3369 intel_update_fbc(dev
);
3371 /* Give the overlay scaler a chance to enable if it's on this pipe */
3372 intel_crtc_dpms_overlay(intel_crtc
, true);
3373 intel_crtc_update_cursor(crtc
, true);
3375 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
3376 encoder
->enable(encoder
);
3379 static void i9xx_crtc_disable(struct drm_crtc
*crtc
)
3381 struct drm_device
*dev
= crtc
->dev
;
3382 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3383 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3384 struct intel_encoder
*encoder
;
3385 int pipe
= intel_crtc
->pipe
;
3386 int plane
= intel_crtc
->plane
;
3389 if (!intel_crtc
->active
)
3392 for_each_encoder_on_crtc(dev
, crtc
, encoder
)
3393 encoder
->disable(encoder
);
3395 /* Give the overlay scaler a chance to disable if it's on this pipe */
3396 intel_crtc_wait_for_pending_flips(crtc
);
3397 drm_vblank_off(dev
, pipe
);
3398 intel_crtc_dpms_overlay(intel_crtc
, false);
3399 intel_crtc_update_cursor(crtc
, false);
3401 if (dev_priv
->cfb_plane
== plane
)
3402 intel_disable_fbc(dev
);
3404 intel_disable_plane(dev_priv
, plane
, pipe
);
3405 intel_disable_pipe(dev_priv
, pipe
);
3406 intel_disable_pll(dev_priv
, pipe
);
3408 intel_crtc
->active
= false;
3409 intel_update_fbc(dev
);
3410 intel_update_watermarks(dev
);
3413 static void i9xx_crtc_off(struct drm_crtc
*crtc
)
3417 static void intel_crtc_update_sarea(struct drm_crtc
*crtc
,
3420 struct drm_device
*dev
= crtc
->dev
;
3421 struct drm_i915_master_private
*master_priv
;
3422 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3423 int pipe
= intel_crtc
->pipe
;
3425 if (!dev
->primary
->master
)
3428 master_priv
= dev
->primary
->master
->driver_priv
;
3429 if (!master_priv
->sarea_priv
)
3434 master_priv
->sarea_priv
->pipeA_w
= enabled
? crtc
->mode
.hdisplay
: 0;
3435 master_priv
->sarea_priv
->pipeA_h
= enabled
? crtc
->mode
.vdisplay
: 0;
3438 master_priv
->sarea_priv
->pipeB_w
= enabled
? crtc
->mode
.hdisplay
: 0;
3439 master_priv
->sarea_priv
->pipeB_h
= enabled
? crtc
->mode
.vdisplay
: 0;
3442 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe
));
3448 * Sets the power management mode of the pipe and plane.
3450 void intel_crtc_update_dpms(struct drm_crtc
*crtc
)
3452 struct drm_device
*dev
= crtc
->dev
;
3453 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3454 struct intel_encoder
*intel_encoder
;
3455 bool enable
= false;
3457 for_each_encoder_on_crtc(dev
, crtc
, intel_encoder
)
3458 enable
|= intel_encoder
->connectors_active
;
3461 dev_priv
->display
.crtc_enable(crtc
);
3463 dev_priv
->display
.crtc_disable(crtc
);
3465 intel_crtc_update_sarea(crtc
, enable
);
3468 static void intel_crtc_noop(struct drm_crtc
*crtc
)
3472 static void intel_crtc_disable(struct drm_crtc
*crtc
)
3474 struct drm_device
*dev
= crtc
->dev
;
3475 struct drm_connector
*connector
;
3476 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3478 /* crtc should still be enabled when we disable it. */
3479 WARN_ON(!crtc
->enabled
);
3481 dev_priv
->display
.crtc_disable(crtc
);
3482 intel_crtc_update_sarea(crtc
, false);
3483 dev_priv
->display
.off(crtc
);
3485 assert_plane_disabled(dev
->dev_private
, to_intel_crtc(crtc
)->plane
);
3486 assert_pipe_disabled(dev
->dev_private
, to_intel_crtc(crtc
)->pipe
);
3489 mutex_lock(&dev
->struct_mutex
);
3490 intel_unpin_fb_obj(to_intel_framebuffer(crtc
->fb
)->obj
);
3491 mutex_unlock(&dev
->struct_mutex
);
3495 /* Update computed state. */
3496 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
3497 if (!connector
->encoder
|| !connector
->encoder
->crtc
)
3500 if (connector
->encoder
->crtc
!= crtc
)
3503 connector
->dpms
= DRM_MODE_DPMS_OFF
;
3504 to_intel_encoder(connector
->encoder
)->connectors_active
= false;
3508 void intel_modeset_disable(struct drm_device
*dev
)
3510 struct drm_crtc
*crtc
;
3512 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
, head
) {
3514 intel_crtc_disable(crtc
);
3518 void intel_encoder_noop(struct drm_encoder
*encoder
)
3522 void intel_encoder_destroy(struct drm_encoder
*encoder
)
3524 struct intel_encoder
*intel_encoder
= to_intel_encoder(encoder
);
3526 drm_encoder_cleanup(encoder
);
3527 kfree(intel_encoder
);
3530 /* Simple dpms helper for encodres with just one connector, no cloning and only
3531 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
3532 * state of the entire output pipe. */
3533 void intel_encoder_dpms(struct intel_encoder
*encoder
, int mode
)
3535 if (mode
== DRM_MODE_DPMS_ON
) {
3536 encoder
->connectors_active
= true;
3538 intel_crtc_update_dpms(encoder
->base
.crtc
);
3540 encoder
->connectors_active
= false;
3542 intel_crtc_update_dpms(encoder
->base
.crtc
);
3546 /* Cross check the actual hw state with our own modeset state tracking (and it's
3547 * internal consistency). */
3548 static void intel_connector_check_state(struct intel_connector
*connector
)
3550 if (connector
->get_hw_state(connector
)) {
3551 struct intel_encoder
*encoder
= connector
->encoder
;
3552 struct drm_crtc
*crtc
;
3553 bool encoder_enabled
;
3556 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
3557 connector
->base
.base
.id
,
3558 drm_get_connector_name(&connector
->base
));
3560 WARN(connector
->base
.dpms
== DRM_MODE_DPMS_OFF
,
3561 "wrong connector dpms state\n");
3562 WARN(connector
->base
.encoder
!= &encoder
->base
,
3563 "active connector not linked to encoder\n");
3564 WARN(!encoder
->connectors_active
,
3565 "encoder->connectors_active not set\n");
3567 encoder_enabled
= encoder
->get_hw_state(encoder
, &pipe
);
3568 WARN(!encoder_enabled
, "encoder not enabled\n");
3569 if (WARN_ON(!encoder
->base
.crtc
))
3572 crtc
= encoder
->base
.crtc
;
3574 WARN(!crtc
->enabled
, "crtc not enabled\n");
3575 WARN(!to_intel_crtc(crtc
)->active
, "crtc not active\n");
3576 WARN(pipe
!= to_intel_crtc(crtc
)->pipe
,
3577 "encoder active on the wrong pipe\n");
3581 /* Even simpler default implementation, if there's really no special case to
3583 void intel_connector_dpms(struct drm_connector
*connector
, int mode
)
3585 struct intel_encoder
*encoder
= intel_attached_encoder(connector
);
3587 /* All the simple cases only support two dpms states. */
3588 if (mode
!= DRM_MODE_DPMS_ON
)
3589 mode
= DRM_MODE_DPMS_OFF
;
3591 if (mode
== connector
->dpms
)
3594 connector
->dpms
= mode
;
3596 /* Only need to change hw state when actually enabled */
3597 if (encoder
->base
.crtc
)
3598 intel_encoder_dpms(encoder
, mode
);
3600 WARN_ON(encoder
->connectors_active
!= false);
3602 intel_modeset_check_state(connector
->dev
);
3605 /* Simple connector->get_hw_state implementation for encoders that support only
3606 * one connector and no cloning and hence the encoder state determines the state
3607 * of the connector. */
3608 bool intel_connector_get_hw_state(struct intel_connector
*connector
)
3611 struct intel_encoder
*encoder
= connector
->encoder
;
3613 return encoder
->get_hw_state(encoder
, &pipe
);
3616 static bool intel_crtc_mode_fixup(struct drm_crtc
*crtc
,
3617 const struct drm_display_mode
*mode
,
3618 struct drm_display_mode
*adjusted_mode
)
3620 struct drm_device
*dev
= crtc
->dev
;
3622 if (HAS_PCH_SPLIT(dev
)) {
3623 /* FDI link clock is fixed at 2.7G */
3624 if (mode
->clock
* 3 > IRONLAKE_FDI_FREQ
* 4)
3628 /* All interlaced capable intel hw wants timings in frames. Note though
3629 * that intel_lvds_mode_fixup does some funny tricks with the crtc
3630 * timings, so we need to be careful not to clobber these.*/
3631 if (!(adjusted_mode
->private_flags
& INTEL_MODE_CRTC_TIMINGS_SET
))
3632 drm_mode_set_crtcinfo(adjusted_mode
, 0);
3634 /* WaPruneModeWithIncorrectHsyncOffset: Cantiga+ cannot handle modes
3635 * with a hsync front porch of 0.
3637 if ((INTEL_INFO(dev
)->gen
> 4 || IS_G4X(dev
)) &&
3638 adjusted_mode
->hsync_start
== adjusted_mode
->hdisplay
)
3644 static int valleyview_get_display_clock_speed(struct drm_device
*dev
)
3646 return 400000; /* FIXME */
3649 static int i945_get_display_clock_speed(struct drm_device
*dev
)
3654 static int i915_get_display_clock_speed(struct drm_device
*dev
)
3659 static int i9xx_misc_get_display_clock_speed(struct drm_device
*dev
)
3664 static int i915gm_get_display_clock_speed(struct drm_device
*dev
)
3668 pci_read_config_word(dev
->pdev
, GCFGC
, &gcfgc
);
3670 if (gcfgc
& GC_LOW_FREQUENCY_ENABLE
)
3673 switch (gcfgc
& GC_DISPLAY_CLOCK_MASK
) {
3674 case GC_DISPLAY_CLOCK_333_MHZ
:
3677 case GC_DISPLAY_CLOCK_190_200_MHZ
:
3683 static int i865_get_display_clock_speed(struct drm_device
*dev
)
3688 static int i855_get_display_clock_speed(struct drm_device
*dev
)
3691 /* Assume that the hardware is in the high speed state. This
3692 * should be the default.
3694 switch (hpllcc
& GC_CLOCK_CONTROL_MASK
) {
3695 case GC_CLOCK_133_200
:
3696 case GC_CLOCK_100_200
:
3698 case GC_CLOCK_166_250
:
3700 case GC_CLOCK_100_133
:
3704 /* Shouldn't happen */
3708 static int i830_get_display_clock_speed(struct drm_device
*dev
)
3722 fdi_reduce_ratio(u32
*num
, u32
*den
)
3724 while (*num
> 0xffffff || *den
> 0xffffff) {
3731 ironlake_compute_m_n(int bits_per_pixel
, int nlanes
, int pixel_clock
,
3732 int link_clock
, struct fdi_m_n
*m_n
)
3734 m_n
->tu
= 64; /* default size */
3736 /* BUG_ON(pixel_clock > INT_MAX / 36); */
3737 m_n
->gmch_m
= bits_per_pixel
* pixel_clock
;
3738 m_n
->gmch_n
= link_clock
* nlanes
* 8;
3739 fdi_reduce_ratio(&m_n
->gmch_m
, &m_n
->gmch_n
);
3741 m_n
->link_m
= pixel_clock
;
3742 m_n
->link_n
= link_clock
;
3743 fdi_reduce_ratio(&m_n
->link_m
, &m_n
->link_n
);
3746 static inline bool intel_panel_use_ssc(struct drm_i915_private
*dev_priv
)
3748 if (i915_panel_use_ssc
>= 0)
3749 return i915_panel_use_ssc
!= 0;
3750 return dev_priv
->lvds_use_ssc
3751 && !(dev_priv
->quirks
& QUIRK_LVDS_SSC_DISABLE
);
3755 * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
3756 * @crtc: CRTC structure
3757 * @mode: requested mode
3759 * A pipe may be connected to one or more outputs. Based on the depth of the
3760 * attached framebuffer, choose a good color depth to use on the pipe.
3762 * If possible, match the pipe depth to the fb depth. In some cases, this
3763 * isn't ideal, because the connected output supports a lesser or restricted
3764 * set of depths. Resolve that here:
3765 * LVDS typically supports only 6bpc, so clamp down in that case
3766 * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
3767 * Displays may support a restricted set as well, check EDID and clamp as
3769 * DP may want to dither down to 6bpc to fit larger modes
3772 * Dithering requirement (i.e. false if display bpc and pipe bpc match,
3773 * true if they don't match).
3775 static bool intel_choose_pipe_bpp_dither(struct drm_crtc
*crtc
,
3776 struct drm_framebuffer
*fb
,
3777 unsigned int *pipe_bpp
,
3778 struct drm_display_mode
*mode
)
3780 struct drm_device
*dev
= crtc
->dev
;
3781 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3782 struct drm_connector
*connector
;
3783 struct intel_encoder
*intel_encoder
;
3784 unsigned int display_bpc
= UINT_MAX
, bpc
;
3786 /* Walk the encoders & connectors on this crtc, get min bpc */
3787 for_each_encoder_on_crtc(dev
, crtc
, intel_encoder
) {
3789 if (intel_encoder
->type
== INTEL_OUTPUT_LVDS
) {
3790 unsigned int lvds_bpc
;
3792 if ((I915_READ(PCH_LVDS
) & LVDS_A3_POWER_MASK
) ==
3798 if (lvds_bpc
< display_bpc
) {
3799 DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc
, lvds_bpc
);
3800 display_bpc
= lvds_bpc
;
3805 /* Not one of the known troublemakers, check the EDID */
3806 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
3808 if (connector
->encoder
!= &intel_encoder
->base
)
3811 /* Don't use an invalid EDID bpc value */
3812 if (connector
->display_info
.bpc
&&
3813 connector
->display_info
.bpc
< display_bpc
) {
3814 DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc
, connector
->display_info
.bpc
);
3815 display_bpc
= connector
->display_info
.bpc
;
3820 * HDMI is either 12 or 8, so if the display lets 10bpc sneak
3821 * through, clamp it down. (Note: >12bpc will be caught below.)
3823 if (intel_encoder
->type
== INTEL_OUTPUT_HDMI
) {
3824 if (display_bpc
> 8 && display_bpc
< 12) {
3825 DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n");
3828 DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n");
3834 if (mode
->private_flags
& INTEL_MODE_DP_FORCE_6BPC
) {
3835 DRM_DEBUG_KMS("Dithering DP to 6bpc\n");
3840 * We could just drive the pipe at the highest bpc all the time and
3841 * enable dithering as needed, but that costs bandwidth. So choose
3842 * the minimum value that expresses the full color range of the fb but
3843 * also stays within the max display bpc discovered above.
3846 switch (fb
->depth
) {
3848 bpc
= 8; /* since we go through a colormap */
3852 bpc
= 6; /* min is 18bpp */
3864 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
3865 bpc
= min((unsigned int)8, display_bpc
);
3869 display_bpc
= min(display_bpc
, bpc
);
3871 DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n",
3874 *pipe_bpp
= display_bpc
* 3;
3876 return display_bpc
!= bpc
;
3879 static int vlv_get_refclk(struct drm_crtc
*crtc
)
3881 struct drm_device
*dev
= crtc
->dev
;
3882 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3883 int refclk
= 27000; /* for DP & HDMI */
3885 return 100000; /* only one validated so far */
3887 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_ANALOG
)) {
3889 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
3890 if (intel_panel_use_ssc(dev_priv
))
3894 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_EDP
)) {
3901 static int i9xx_get_refclk(struct drm_crtc
*crtc
, int num_connectors
)
3903 struct drm_device
*dev
= crtc
->dev
;
3904 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3907 if (IS_VALLEYVIEW(dev
)) {
3908 refclk
= vlv_get_refclk(crtc
);
3909 } else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
3910 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2) {
3911 refclk
= dev_priv
->lvds_ssc_freq
* 1000;
3912 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
3914 } else if (!IS_GEN2(dev
)) {
3923 static void i9xx_adjust_sdvo_tv_clock(struct drm_display_mode
*adjusted_mode
,
3924 intel_clock_t
*clock
)
3926 /* SDVO TV has fixed PLL values depend on its clock range,
3927 this mirrors vbios setting. */
3928 if (adjusted_mode
->clock
>= 100000
3929 && adjusted_mode
->clock
< 140500) {
3935 } else if (adjusted_mode
->clock
>= 140500
3936 && adjusted_mode
->clock
<= 200000) {
3945 static void i9xx_update_pll_dividers(struct drm_crtc
*crtc
,
3946 intel_clock_t
*clock
,
3947 intel_clock_t
*reduced_clock
)
3949 struct drm_device
*dev
= crtc
->dev
;
3950 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3951 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3952 int pipe
= intel_crtc
->pipe
;
3955 if (IS_PINEVIEW(dev
)) {
3956 fp
= (1 << clock
->n
) << 16 | clock
->m1
<< 8 | clock
->m2
;
3958 fp2
= (1 << reduced_clock
->n
) << 16 |
3959 reduced_clock
->m1
<< 8 | reduced_clock
->m2
;
3961 fp
= clock
->n
<< 16 | clock
->m1
<< 8 | clock
->m2
;
3963 fp2
= reduced_clock
->n
<< 16 | reduced_clock
->m1
<< 8 |
3967 I915_WRITE(FP0(pipe
), fp
);
3969 intel_crtc
->lowfreq_avail
= false;
3970 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
3971 reduced_clock
&& i915_powersave
) {
3972 I915_WRITE(FP1(pipe
), fp2
);
3973 intel_crtc
->lowfreq_avail
= true;
3975 I915_WRITE(FP1(pipe
), fp
);
3979 static void intel_update_lvds(struct drm_crtc
*crtc
, intel_clock_t
*clock
,
3980 struct drm_display_mode
*adjusted_mode
)
3982 struct drm_device
*dev
= crtc
->dev
;
3983 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
3984 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3985 int pipe
= intel_crtc
->pipe
;
3988 temp
= I915_READ(LVDS
);
3989 temp
|= LVDS_PORT_EN
| LVDS_A0A2_CLKA_POWER_UP
;
3991 temp
|= LVDS_PIPEB_SELECT
;
3993 temp
&= ~LVDS_PIPEB_SELECT
;
3995 /* set the corresponsding LVDS_BORDER bit */
3996 temp
|= dev_priv
->lvds_border_bits
;
3997 /* Set the B0-B3 data pairs corresponding to whether we're going to
3998 * set the DPLLs for dual-channel mode or not.
4001 temp
|= LVDS_B0B3_POWER_UP
| LVDS_CLKB_POWER_UP
;
4003 temp
&= ~(LVDS_B0B3_POWER_UP
| LVDS_CLKB_POWER_UP
);
4005 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
4006 * appropriately here, but we need to look more thoroughly into how
4007 * panels behave in the two modes.
4009 /* set the dithering flag on LVDS as needed */
4010 if (INTEL_INFO(dev
)->gen
>= 4) {
4011 if (dev_priv
->lvds_dither
)
4012 temp
|= LVDS_ENABLE_DITHER
;
4014 temp
&= ~LVDS_ENABLE_DITHER
;
4016 temp
&= ~(LVDS_HSYNC_POLARITY
| LVDS_VSYNC_POLARITY
);
4017 if (adjusted_mode
->flags
& DRM_MODE_FLAG_NHSYNC
)
4018 temp
|= LVDS_HSYNC_POLARITY
;
4019 if (adjusted_mode
->flags
& DRM_MODE_FLAG_NVSYNC
)
4020 temp
|= LVDS_VSYNC_POLARITY
;
4021 I915_WRITE(LVDS
, temp
);
4024 static void vlv_update_pll(struct drm_crtc
*crtc
,
4025 struct drm_display_mode
*mode
,
4026 struct drm_display_mode
*adjusted_mode
,
4027 intel_clock_t
*clock
, intel_clock_t
*reduced_clock
,
4030 struct drm_device
*dev
= crtc
->dev
;
4031 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4032 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4033 int pipe
= intel_crtc
->pipe
;
4034 u32 dpll
, mdiv
, pdiv
;
4035 u32 bestn
, bestm1
, bestm2
, bestp1
, bestp2
;
4039 is_sdvo
= intel_pipe_has_type(crtc
, INTEL_OUTPUT_SDVO
) ||
4040 intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
);
4042 dpll
= DPLL_VGA_MODE_DIS
;
4043 dpll
|= DPLL_EXT_BUFFER_ENABLE_VLV
;
4044 dpll
|= DPLL_REFA_CLK_ENABLE_VLV
;
4045 dpll
|= DPLL_INTEGRATED_CLOCK_VLV
;
4047 I915_WRITE(DPLL(pipe
), dpll
);
4048 POSTING_READ(DPLL(pipe
));
4057 * In Valleyview PLL and program lane counter registers are exposed
4058 * through DPIO interface
4060 mdiv
= ((bestm1
<< DPIO_M1DIV_SHIFT
) | (bestm2
& DPIO_M2DIV_MASK
));
4061 mdiv
|= ((bestp1
<< DPIO_P1_SHIFT
) | (bestp2
<< DPIO_P2_SHIFT
));
4062 mdiv
|= ((bestn
<< DPIO_N_SHIFT
));
4063 mdiv
|= (1 << DPIO_POST_DIV_SHIFT
);
4064 mdiv
|= (1 << DPIO_K_SHIFT
);
4065 mdiv
|= DPIO_ENABLE_CALIBRATION
;
4066 intel_dpio_write(dev_priv
, DPIO_DIV(pipe
), mdiv
);
4068 intel_dpio_write(dev_priv
, DPIO_CORE_CLK(pipe
), 0x01000000);
4070 pdiv
= (1 << DPIO_REFSEL_OVERRIDE
) | (5 << DPIO_PLL_MODESEL_SHIFT
) |
4071 (3 << DPIO_BIAS_CURRENT_CTL_SHIFT
) | (1<<20) |
4072 (7 << DPIO_PLL_REFCLK_SEL_SHIFT
) | (8 << DPIO_DRIVER_CTL_SHIFT
) |
4073 (5 << DPIO_CLK_BIAS_CTL_SHIFT
);
4074 intel_dpio_write(dev_priv
, DPIO_REFSFR(pipe
), pdiv
);
4076 intel_dpio_write(dev_priv
, DPIO_LFP_COEFF(pipe
), 0x005f003b);
4078 dpll
|= DPLL_VCO_ENABLE
;
4079 I915_WRITE(DPLL(pipe
), dpll
);
4080 POSTING_READ(DPLL(pipe
));
4081 if (wait_for(((I915_READ(DPLL(pipe
)) & DPLL_LOCK_VLV
) == DPLL_LOCK_VLV
), 1))
4082 DRM_ERROR("DPLL %d failed to lock\n", pipe
);
4084 intel_dpio_write(dev_priv
, DPIO_FASTCLK_DISABLE
, 0x620);
4086 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
))
4087 intel_dp_set_m_n(crtc
, mode
, adjusted_mode
);
4089 I915_WRITE(DPLL(pipe
), dpll
);
4091 /* Wait for the clocks to stabilize. */
4092 POSTING_READ(DPLL(pipe
));
4097 temp
= intel_mode_get_pixel_multiplier(adjusted_mode
);
4099 temp
= (temp
- 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
4103 I915_WRITE(DPLL_MD(pipe
), temp
);
4104 POSTING_READ(DPLL_MD(pipe
));
4106 /* Now program lane control registers */
4107 if(intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
)
4108 || intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
))
4113 intel_dpio_write(dev_priv
, DPIO_DATA_CHANNEL1
, temp
);
4115 if(intel_pipe_has_type(crtc
,INTEL_OUTPUT_EDP
))
4120 intel_dpio_write(dev_priv
, DPIO_DATA_CHANNEL2
, temp
);
4124 static void i9xx_update_pll(struct drm_crtc
*crtc
,
4125 struct drm_display_mode
*mode
,
4126 struct drm_display_mode
*adjusted_mode
,
4127 intel_clock_t
*clock
, intel_clock_t
*reduced_clock
,
4130 struct drm_device
*dev
= crtc
->dev
;
4131 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4132 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4133 int pipe
= intel_crtc
->pipe
;
4137 i9xx_update_pll_dividers(crtc
, clock
, reduced_clock
);
4139 is_sdvo
= intel_pipe_has_type(crtc
, INTEL_OUTPUT_SDVO
) ||
4140 intel_pipe_has_type(crtc
, INTEL_OUTPUT_HDMI
);
4142 dpll
= DPLL_VGA_MODE_DIS
;
4144 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
4145 dpll
|= DPLLB_MODE_LVDS
;
4147 dpll
|= DPLLB_MODE_DAC_SERIAL
;
4149 int pixel_multiplier
= intel_mode_get_pixel_multiplier(adjusted_mode
);
4150 if (pixel_multiplier
> 1) {
4151 if (IS_I945G(dev
) || IS_I945GM(dev
) || IS_G33(dev
))
4152 dpll
|= (pixel_multiplier
- 1) << SDVO_MULTIPLIER_SHIFT_HIRES
;
4154 dpll
|= DPLL_DVO_HIGH_SPEED
;
4156 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
))
4157 dpll
|= DPLL_DVO_HIGH_SPEED
;
4159 /* compute bitmask from p1 value */
4160 if (IS_PINEVIEW(dev
))
4161 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW
;
4163 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
4164 if (IS_G4X(dev
) && reduced_clock
)
4165 dpll
|= (1 << (reduced_clock
->p1
- 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT
;
4167 switch (clock
->p2
) {
4169 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
;
4172 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_7
;
4175 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10
;
4178 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_14
;
4181 if (INTEL_INFO(dev
)->gen
>= 4)
4182 dpll
|= (6 << PLL_LOAD_PULSE_PHASE_SHIFT
);
4184 if (is_sdvo
&& intel_pipe_has_type(crtc
, INTEL_OUTPUT_TVOUT
))
4185 dpll
|= PLL_REF_INPUT_TVCLKINBC
;
4186 else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_TVOUT
))
4187 /* XXX: just matching BIOS for now */
4188 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4190 else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
4191 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
4192 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
4194 dpll
|= PLL_REF_INPUT_DREFCLK
;
4196 dpll
|= DPLL_VCO_ENABLE
;
4197 I915_WRITE(DPLL(pipe
), dpll
& ~DPLL_VCO_ENABLE
);
4198 POSTING_READ(DPLL(pipe
));
4201 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4202 * This is an exception to the general rule that mode_set doesn't turn
4205 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
4206 intel_update_lvds(crtc
, clock
, adjusted_mode
);
4208 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
))
4209 intel_dp_set_m_n(crtc
, mode
, adjusted_mode
);
4211 I915_WRITE(DPLL(pipe
), dpll
);
4213 /* Wait for the clocks to stabilize. */
4214 POSTING_READ(DPLL(pipe
));
4217 if (INTEL_INFO(dev
)->gen
>= 4) {
4220 temp
= intel_mode_get_pixel_multiplier(adjusted_mode
);
4222 temp
= (temp
- 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
4226 I915_WRITE(DPLL_MD(pipe
), temp
);
4228 /* The pixel multiplier can only be updated once the
4229 * DPLL is enabled and the clocks are stable.
4231 * So write it again.
4233 I915_WRITE(DPLL(pipe
), dpll
);
4237 static void i8xx_update_pll(struct drm_crtc
*crtc
,
4238 struct drm_display_mode
*adjusted_mode
,
4239 intel_clock_t
*clock
, intel_clock_t
*reduced_clock
,
4242 struct drm_device
*dev
= crtc
->dev
;
4243 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4244 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4245 int pipe
= intel_crtc
->pipe
;
4248 i9xx_update_pll_dividers(crtc
, clock
, reduced_clock
);
4250 dpll
= DPLL_VGA_MODE_DIS
;
4252 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
)) {
4253 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
4256 dpll
|= PLL_P1_DIVIDE_BY_TWO
;
4258 dpll
|= (clock
->p1
- 2) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
4260 dpll
|= PLL_P2_DIVIDE_BY_4
;
4263 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_TVOUT
))
4264 /* XXX: just matching BIOS for now */
4265 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4267 else if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
) &&
4268 intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
4269 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
4271 dpll
|= PLL_REF_INPUT_DREFCLK
;
4273 dpll
|= DPLL_VCO_ENABLE
;
4274 I915_WRITE(DPLL(pipe
), dpll
& ~DPLL_VCO_ENABLE
);
4275 POSTING_READ(DPLL(pipe
));
4278 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4279 * This is an exception to the general rule that mode_set doesn't turn
4282 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_LVDS
))
4283 intel_update_lvds(crtc
, clock
, adjusted_mode
);
4285 I915_WRITE(DPLL(pipe
), dpll
);
4287 /* Wait for the clocks to stabilize. */
4288 POSTING_READ(DPLL(pipe
));
4291 /* The pixel multiplier can only be updated once the
4292 * DPLL is enabled and the clocks are stable.
4294 * So write it again.
4296 I915_WRITE(DPLL(pipe
), dpll
);
4299 static void intel_set_pipe_timings(struct intel_crtc
*intel_crtc
,
4300 struct drm_display_mode
*mode
,
4301 struct drm_display_mode
*adjusted_mode
)
4303 struct drm_device
*dev
= intel_crtc
->base
.dev
;
4304 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4305 enum pipe pipe
= intel_crtc
->pipe
;
4306 uint32_t vsyncshift
;
4308 if (!IS_GEN2(dev
) && adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
) {
4309 /* the chip adds 2 halflines automatically */
4310 adjusted_mode
->crtc_vtotal
-= 1;
4311 adjusted_mode
->crtc_vblank_end
-= 1;
4312 vsyncshift
= adjusted_mode
->crtc_hsync_start
4313 - adjusted_mode
->crtc_htotal
/ 2;
4318 if (INTEL_INFO(dev
)->gen
> 3)
4319 I915_WRITE(VSYNCSHIFT(pipe
), vsyncshift
);
4321 I915_WRITE(HTOTAL(pipe
),
4322 (adjusted_mode
->crtc_hdisplay
- 1) |
4323 ((adjusted_mode
->crtc_htotal
- 1) << 16));
4324 I915_WRITE(HBLANK(pipe
),
4325 (adjusted_mode
->crtc_hblank_start
- 1) |
4326 ((adjusted_mode
->crtc_hblank_end
- 1) << 16));
4327 I915_WRITE(HSYNC(pipe
),
4328 (adjusted_mode
->crtc_hsync_start
- 1) |
4329 ((adjusted_mode
->crtc_hsync_end
- 1) << 16));
4331 I915_WRITE(VTOTAL(pipe
),
4332 (adjusted_mode
->crtc_vdisplay
- 1) |
4333 ((adjusted_mode
->crtc_vtotal
- 1) << 16));
4334 I915_WRITE(VBLANK(pipe
),
4335 (adjusted_mode
->crtc_vblank_start
- 1) |
4336 ((adjusted_mode
->crtc_vblank_end
- 1) << 16));
4337 I915_WRITE(VSYNC(pipe
),
4338 (adjusted_mode
->crtc_vsync_start
- 1) |
4339 ((adjusted_mode
->crtc_vsync_end
- 1) << 16));
4341 /* pipesrc controls the size that is scaled from, which should
4342 * always be the user's requested size.
4344 I915_WRITE(PIPESRC(pipe
),
4345 ((mode
->hdisplay
- 1) << 16) | (mode
->vdisplay
- 1));
4348 static int i9xx_crtc_mode_set(struct drm_crtc
*crtc
,
4349 struct drm_display_mode
*mode
,
4350 struct drm_display_mode
*adjusted_mode
,
4352 struct drm_framebuffer
*fb
)
4354 struct drm_device
*dev
= crtc
->dev
;
4355 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4356 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4357 int pipe
= intel_crtc
->pipe
;
4358 int plane
= intel_crtc
->plane
;
4359 int refclk
, num_connectors
= 0;
4360 intel_clock_t clock
, reduced_clock
;
4361 u32 dspcntr
, pipeconf
;
4362 bool ok
, has_reduced_clock
= false, is_sdvo
= false;
4363 bool is_lvds
= false, is_tv
= false, is_dp
= false;
4364 struct intel_encoder
*encoder
;
4365 const intel_limit_t
*limit
;
4368 for_each_encoder_on_crtc(dev
, crtc
, encoder
) {
4369 switch (encoder
->type
) {
4370 case INTEL_OUTPUT_LVDS
:
4373 case INTEL_OUTPUT_SDVO
:
4374 case INTEL_OUTPUT_HDMI
:
4376 if (encoder
->needs_tv_clock
)
4379 case INTEL_OUTPUT_TVOUT
:
4382 case INTEL_OUTPUT_DISPLAYPORT
:
4390 refclk
= i9xx_get_refclk(crtc
, num_connectors
);
4393 * Returns a set of divisors for the desired target clock with the given
4394 * refclk, or FALSE. The returned values represent the clock equation:
4395 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4397 limit
= intel_limit(crtc
, refclk
);
4398 ok
= limit
->find_pll(limit
, crtc
, adjusted_mode
->clock
, refclk
, NULL
,
4401 DRM_ERROR("Couldn't find PLL settings for mode!\n");
4405 /* Ensure that the cursor is valid for the new mode before changing... */
4406 intel_crtc_update_cursor(crtc
, true);
4408 if (is_lvds
&& dev_priv
->lvds_downclock_avail
) {
4410 * Ensure we match the reduced clock's P to the target clock.
4411 * If the clocks don't match, we can't switch the display clock
4412 * by using the FP0/FP1. In such case we will disable the LVDS
4413 * downclock feature.
4415 has_reduced_clock
= limit
->find_pll(limit
, crtc
,
4416 dev_priv
->lvds_downclock
,
4422 if (is_sdvo
&& is_tv
)
4423 i9xx_adjust_sdvo_tv_clock(adjusted_mode
, &clock
);
4426 i8xx_update_pll(crtc
, adjusted_mode
, &clock
,
4427 has_reduced_clock
? &reduced_clock
: NULL
,
4429 else if (IS_VALLEYVIEW(dev
))
4430 vlv_update_pll(crtc
, mode
, adjusted_mode
, &clock
,
4431 has_reduced_clock
? &reduced_clock
: NULL
,
4434 i9xx_update_pll(crtc
, mode
, adjusted_mode
, &clock
,
4435 has_reduced_clock
? &reduced_clock
: NULL
,
4438 /* setup pipeconf */
4439 pipeconf
= I915_READ(PIPECONF(pipe
));
4441 /* Set up the display plane register */
4442 dspcntr
= DISPPLANE_GAMMA_ENABLE
;
4445 dspcntr
&= ~DISPPLANE_SEL_PIPE_MASK
;
4447 dspcntr
|= DISPPLANE_SEL_PIPE_B
;
4449 if (pipe
== 0 && INTEL_INFO(dev
)->gen
< 4) {
4450 /* Enable pixel doubling when the dot clock is > 90% of the (display)
4453 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
4457 dev_priv
->display
.get_display_clock_speed(dev
) * 9 / 10)
4458 pipeconf
|= PIPECONF_DOUBLE_WIDE
;
4460 pipeconf
&= ~PIPECONF_DOUBLE_WIDE
;
4463 /* default to 8bpc */
4464 pipeconf
&= ~(PIPECONF_BPP_MASK
| PIPECONF_DITHER_EN
);
4466 if (mode
->private_flags
& INTEL_MODE_DP_FORCE_6BPC
) {
4467 pipeconf
|= PIPECONF_BPP_6
|
4468 PIPECONF_DITHER_EN
|
4469 PIPECONF_DITHER_TYPE_SP
;
4473 if (IS_VALLEYVIEW(dev
) && intel_pipe_has_type(crtc
, INTEL_OUTPUT_EDP
)) {
4474 if (adjusted_mode
->private_flags
& INTEL_MODE_DP_FORCE_6BPC
) {
4475 pipeconf
|= PIPECONF_BPP_6
|
4477 I965_PIPECONF_ACTIVE
;
4481 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe
== 0 ? 'A' : 'B');
4482 drm_mode_debug_printmodeline(mode
);
4484 if (HAS_PIPE_CXSR(dev
)) {
4485 if (intel_crtc
->lowfreq_avail
) {
4486 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
4487 pipeconf
|= PIPECONF_CXSR_DOWNCLOCK
;
4489 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
4490 pipeconf
&= ~PIPECONF_CXSR_DOWNCLOCK
;
4494 pipeconf
&= ~PIPECONF_INTERLACE_MASK
;
4495 if (!IS_GEN2(dev
) &&
4496 adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
)
4497 pipeconf
|= PIPECONF_INTERLACE_W_FIELD_INDICATION
;
4499 pipeconf
|= PIPECONF_PROGRESSIVE
;
4501 intel_set_pipe_timings(intel_crtc
, mode
, adjusted_mode
);
4503 /* pipesrc and dspsize control the size that is scaled from,
4504 * which should always be the user's requested size.
4506 I915_WRITE(DSPSIZE(plane
),
4507 ((mode
->vdisplay
- 1) << 16) |
4508 (mode
->hdisplay
- 1));
4509 I915_WRITE(DSPPOS(plane
), 0);
4511 I915_WRITE(PIPECONF(pipe
), pipeconf
);
4512 POSTING_READ(PIPECONF(pipe
));
4513 intel_enable_pipe(dev_priv
, pipe
, false);
4515 intel_wait_for_vblank(dev
, pipe
);
4517 I915_WRITE(DSPCNTR(plane
), dspcntr
);
4518 POSTING_READ(DSPCNTR(plane
));
4520 ret
= intel_pipe_set_base(crtc
, x
, y
, fb
);
4522 intel_update_watermarks(dev
);
4528 * Initialize reference clocks when the driver loads
4530 void ironlake_init_pch_refclk(struct drm_device
*dev
)
4532 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4533 struct drm_mode_config
*mode_config
= &dev
->mode_config
;
4534 struct intel_encoder
*encoder
;
4536 bool has_lvds
= false;
4537 bool has_cpu_edp
= false;
4538 bool has_pch_edp
= false;
4539 bool has_panel
= false;
4540 bool has_ck505
= false;
4541 bool can_ssc
= false;
4543 /* We need to take the global config into account */
4544 list_for_each_entry(encoder
, &mode_config
->encoder_list
,
4546 switch (encoder
->type
) {
4547 case INTEL_OUTPUT_LVDS
:
4551 case INTEL_OUTPUT_EDP
:
4553 if (intel_encoder_is_pch_edp(&encoder
->base
))
4561 if (HAS_PCH_IBX(dev
)) {
4562 has_ck505
= dev_priv
->display_clock_mode
;
4563 can_ssc
= has_ck505
;
4569 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
4570 has_panel
, has_lvds
, has_pch_edp
, has_cpu_edp
,
4573 /* Ironlake: try to setup display ref clock before DPLL
4574 * enabling. This is only under driver's control after
4575 * PCH B stepping, previous chipset stepping should be
4576 * ignoring this setting.
4578 temp
= I915_READ(PCH_DREF_CONTROL
);
4579 /* Always enable nonspread source */
4580 temp
&= ~DREF_NONSPREAD_SOURCE_MASK
;
4583 temp
|= DREF_NONSPREAD_CK505_ENABLE
;
4585 temp
|= DREF_NONSPREAD_SOURCE_ENABLE
;
4588 temp
&= ~DREF_SSC_SOURCE_MASK
;
4589 temp
|= DREF_SSC_SOURCE_ENABLE
;
4591 /* SSC must be turned on before enabling the CPU output */
4592 if (intel_panel_use_ssc(dev_priv
) && can_ssc
) {
4593 DRM_DEBUG_KMS("Using SSC on panel\n");
4594 temp
|= DREF_SSC1_ENABLE
;
4596 temp
&= ~DREF_SSC1_ENABLE
;
4598 /* Get SSC going before enabling the outputs */
4599 I915_WRITE(PCH_DREF_CONTROL
, temp
);
4600 POSTING_READ(PCH_DREF_CONTROL
);
4603 temp
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
4605 /* Enable CPU source on CPU attached eDP */
4607 if (intel_panel_use_ssc(dev_priv
) && can_ssc
) {
4608 DRM_DEBUG_KMS("Using SSC on eDP\n");
4609 temp
|= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD
;
4612 temp
|= DREF_CPU_SOURCE_OUTPUT_NONSPREAD
;
4614 temp
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
4616 I915_WRITE(PCH_DREF_CONTROL
, temp
);
4617 POSTING_READ(PCH_DREF_CONTROL
);
4620 DRM_DEBUG_KMS("Disabling SSC entirely\n");
4622 temp
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
4624 /* Turn off CPU output */
4625 temp
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
4627 I915_WRITE(PCH_DREF_CONTROL
, temp
);
4628 POSTING_READ(PCH_DREF_CONTROL
);
4631 /* Turn off the SSC source */
4632 temp
&= ~DREF_SSC_SOURCE_MASK
;
4633 temp
|= DREF_SSC_SOURCE_DISABLE
;
4636 temp
&= ~ DREF_SSC1_ENABLE
;
4638 I915_WRITE(PCH_DREF_CONTROL
, temp
);
4639 POSTING_READ(PCH_DREF_CONTROL
);
4644 static int ironlake_get_refclk(struct drm_crtc
*crtc
)
4646 struct drm_device
*dev
= crtc
->dev
;
4647 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4648 struct intel_encoder
*encoder
;
4649 struct intel_encoder
*edp_encoder
= NULL
;
4650 int num_connectors
= 0;
4651 bool is_lvds
= false;
4653 for_each_encoder_on_crtc(dev
, crtc
, encoder
) {
4654 switch (encoder
->type
) {
4655 case INTEL_OUTPUT_LVDS
:
4658 case INTEL_OUTPUT_EDP
:
4659 edp_encoder
= encoder
;
4665 if (is_lvds
&& intel_panel_use_ssc(dev_priv
) && num_connectors
< 2) {
4666 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4667 dev_priv
->lvds_ssc_freq
);
4668 return dev_priv
->lvds_ssc_freq
* 1000;
4674 static void ironlake_set_pipeconf(struct drm_crtc
*crtc
,
4675 struct drm_display_mode
*adjusted_mode
,
4678 struct drm_i915_private
*dev_priv
= crtc
->dev
->dev_private
;
4679 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4680 int pipe
= intel_crtc
->pipe
;
4683 val
= I915_READ(PIPECONF(pipe
));
4685 val
&= ~PIPE_BPC_MASK
;
4686 switch (intel_crtc
->bpp
) {
4700 /* Case prevented by intel_choose_pipe_bpp_dither. */
4704 val
&= ~(PIPECONF_DITHER_EN
| PIPECONF_DITHER_TYPE_MASK
);
4706 val
|= (PIPECONF_DITHER_EN
| PIPECONF_DITHER_TYPE_SP
);
4708 val
&= ~PIPECONF_INTERLACE_MASK
;
4709 if (adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
)
4710 val
|= PIPECONF_INTERLACED_ILK
;
4712 val
|= PIPECONF_PROGRESSIVE
;
4714 I915_WRITE(PIPECONF(pipe
), val
);
4715 POSTING_READ(PIPECONF(pipe
));
4718 static bool ironlake_compute_clocks(struct drm_crtc
*crtc
,
4719 struct drm_display_mode
*adjusted_mode
,
4720 intel_clock_t
*clock
,
4721 bool *has_reduced_clock
,
4722 intel_clock_t
*reduced_clock
)
4724 struct drm_device
*dev
= crtc
->dev
;
4725 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4726 struct intel_encoder
*intel_encoder
;
4728 const intel_limit_t
*limit
;
4729 bool ret
, is_sdvo
= false, is_tv
= false, is_lvds
= false;
4731 for_each_encoder_on_crtc(dev
, crtc
, intel_encoder
) {
4732 switch (intel_encoder
->type
) {
4733 case INTEL_OUTPUT_LVDS
:
4736 case INTEL_OUTPUT_SDVO
:
4737 case INTEL_OUTPUT_HDMI
:
4739 if (intel_encoder
->needs_tv_clock
)
4742 case INTEL_OUTPUT_TVOUT
:
4748 refclk
= ironlake_get_refclk(crtc
);
4751 * Returns a set of divisors for the desired target clock with the given
4752 * refclk, or FALSE. The returned values represent the clock equation:
4753 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4755 limit
= intel_limit(crtc
, refclk
);
4756 ret
= limit
->find_pll(limit
, crtc
, adjusted_mode
->clock
, refclk
, NULL
,
4761 if (is_lvds
&& dev_priv
->lvds_downclock_avail
) {
4763 * Ensure we match the reduced clock's P to the target clock.
4764 * If the clocks don't match, we can't switch the display clock
4765 * by using the FP0/FP1. In such case we will disable the LVDS
4766 * downclock feature.
4768 *has_reduced_clock
= limit
->find_pll(limit
, crtc
,
4769 dev_priv
->lvds_downclock
,
4775 if (is_sdvo
&& is_tv
)
4776 i9xx_adjust_sdvo_tv_clock(adjusted_mode
, clock
);
4781 static void ironlake_set_m_n(struct drm_crtc
*crtc
,
4782 struct drm_display_mode
*mode
,
4783 struct drm_display_mode
*adjusted_mode
)
4785 struct drm_device
*dev
= crtc
->dev
;
4786 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4787 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4788 enum pipe pipe
= intel_crtc
->pipe
;
4789 struct intel_encoder
*intel_encoder
, *edp_encoder
= NULL
;
4790 struct fdi_m_n m_n
= {0};
4791 int target_clock
, pixel_multiplier
, lane
, link_bw
;
4792 bool is_dp
= false, is_cpu_edp
= false;
4794 for_each_encoder_on_crtc(dev
, crtc
, intel_encoder
) {
4795 switch (intel_encoder
->type
) {
4796 case INTEL_OUTPUT_DISPLAYPORT
:
4799 case INTEL_OUTPUT_EDP
:
4801 if (!intel_encoder_is_pch_edp(&intel_encoder
->base
))
4803 edp_encoder
= intel_encoder
;
4809 pixel_multiplier
= intel_mode_get_pixel_multiplier(adjusted_mode
);
4811 /* CPU eDP doesn't require FDI link, so just set DP M/N
4812 according to current link config */
4814 intel_edp_link_config(edp_encoder
, &lane
, &link_bw
);
4816 /* FDI is a binary signal running at ~2.7GHz, encoding
4817 * each output octet as 10 bits. The actual frequency
4818 * is stored as a divider into a 100MHz clock, and the
4819 * mode pixel clock is stored in units of 1KHz.
4820 * Hence the bw of each lane in terms of the mode signal
4823 link_bw
= intel_fdi_link_freq(dev
) * MHz(100)/KHz(1)/10;
4826 /* [e]DP over FDI requires target mode clock instead of link clock. */
4828 target_clock
= intel_edp_target_clock(edp_encoder
, mode
);
4830 target_clock
= mode
->clock
;
4832 target_clock
= adjusted_mode
->clock
;
4836 * Account for spread spectrum to avoid
4837 * oversubscribing the link. Max center spread
4838 * is 2.5%; use 5% for safety's sake.
4840 u32 bps
= target_clock
* intel_crtc
->bpp
* 21 / 20;
4841 lane
= bps
/ (link_bw
* 8) + 1;
4844 intel_crtc
->fdi_lanes
= lane
;
4846 if (pixel_multiplier
> 1)
4847 link_bw
*= pixel_multiplier
;
4848 ironlake_compute_m_n(intel_crtc
->bpp
, lane
, target_clock
, link_bw
,
4851 I915_WRITE(PIPE_DATA_M1(pipe
), TU_SIZE(m_n
.tu
) | m_n
.gmch_m
);
4852 I915_WRITE(PIPE_DATA_N1(pipe
), m_n
.gmch_n
);
4853 I915_WRITE(PIPE_LINK_M1(pipe
), m_n
.link_m
);
4854 I915_WRITE(PIPE_LINK_N1(pipe
), m_n
.link_n
);
4857 static uint32_t ironlake_compute_dpll(struct intel_crtc
*intel_crtc
,
4858 struct drm_display_mode
*adjusted_mode
,
4859 intel_clock_t
*clock
, u32 fp
)
4861 struct drm_crtc
*crtc
= &intel_crtc
->base
;
4862 struct drm_device
*dev
= crtc
->dev
;
4863 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4864 struct intel_encoder
*intel_encoder
;
4866 int factor
, pixel_multiplier
, num_connectors
= 0;
4867 bool is_lvds
= false, is_sdvo
= false, is_tv
= false;
4868 bool is_dp
= false, is_cpu_edp
= false;
4870 for_each_encoder_on_crtc(dev
, crtc
, intel_encoder
) {
4871 switch (intel_encoder
->type
) {
4872 case INTEL_OUTPUT_LVDS
:
4875 case INTEL_OUTPUT_SDVO
:
4876 case INTEL_OUTPUT_HDMI
:
4878 if (intel_encoder
->needs_tv_clock
)
4881 case INTEL_OUTPUT_TVOUT
:
4884 case INTEL_OUTPUT_DISPLAYPORT
:
4887 case INTEL_OUTPUT_EDP
:
4889 if (!intel_encoder_is_pch_edp(&intel_encoder
->base
))
4897 /* Enable autotuning of the PLL clock (if permissible) */
4900 if ((intel_panel_use_ssc(dev_priv
) &&
4901 dev_priv
->lvds_ssc_freq
== 100) ||
4902 (I915_READ(PCH_LVDS
) & LVDS_CLKB_POWER_MASK
) == LVDS_CLKB_POWER_UP
)
4904 } else if (is_sdvo
&& is_tv
)
4907 if (clock
->m
< factor
* clock
->n
)
4913 dpll
|= DPLLB_MODE_LVDS
;
4915 dpll
|= DPLLB_MODE_DAC_SERIAL
;
4917 pixel_multiplier
= intel_mode_get_pixel_multiplier(adjusted_mode
);
4918 if (pixel_multiplier
> 1) {
4919 dpll
|= (pixel_multiplier
- 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT
;
4921 dpll
|= DPLL_DVO_HIGH_SPEED
;
4923 if (is_dp
&& !is_cpu_edp
)
4924 dpll
|= DPLL_DVO_HIGH_SPEED
;
4926 /* compute bitmask from p1 value */
4927 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
4929 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT
;
4931 switch (clock
->p2
) {
4933 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
;
4936 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_7
;
4939 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10
;
4942 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_14
;
4946 if (is_sdvo
&& is_tv
)
4947 dpll
|= PLL_REF_INPUT_TVCLKINBC
;
4949 /* XXX: just matching BIOS for now */
4950 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4952 else if (is_lvds
&& intel_panel_use_ssc(dev_priv
) && num_connectors
< 2)
4953 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
4955 dpll
|= PLL_REF_INPUT_DREFCLK
;
4960 static int ironlake_crtc_mode_set(struct drm_crtc
*crtc
,
4961 struct drm_display_mode
*mode
,
4962 struct drm_display_mode
*adjusted_mode
,
4964 struct drm_framebuffer
*fb
)
4966 struct drm_device
*dev
= crtc
->dev
;
4967 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
4968 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4969 int pipe
= intel_crtc
->pipe
;
4970 int plane
= intel_crtc
->plane
;
4971 int num_connectors
= 0;
4972 intel_clock_t clock
, reduced_clock
;
4973 u32 dpll
, fp
= 0, fp2
= 0;
4974 bool ok
, has_reduced_clock
= false;
4975 bool is_lvds
= false, is_dp
= false, is_cpu_edp
= false;
4976 struct intel_encoder
*encoder
;
4981 for_each_encoder_on_crtc(dev
, crtc
, encoder
) {
4982 switch (encoder
->type
) {
4983 case INTEL_OUTPUT_LVDS
:
4986 case INTEL_OUTPUT_DISPLAYPORT
:
4989 case INTEL_OUTPUT_EDP
:
4991 if (!intel_encoder_is_pch_edp(&encoder
->base
))
4999 ok
= ironlake_compute_clocks(crtc
, adjusted_mode
, &clock
,
5000 &has_reduced_clock
, &reduced_clock
);
5002 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5006 /* Ensure that the cursor is valid for the new mode before changing... */
5007 intel_crtc_update_cursor(crtc
, true);
5009 /* determine panel color depth */
5010 dither
= intel_choose_pipe_bpp_dither(crtc
, fb
, &intel_crtc
->bpp
, mode
);
5011 if (is_lvds
&& dev_priv
->lvds_dither
)
5014 fp
= clock
.n
<< 16 | clock
.m1
<< 8 | clock
.m2
;
5015 if (has_reduced_clock
)
5016 fp2
= reduced_clock
.n
<< 16 | reduced_clock
.m1
<< 8 |
5019 dpll
= ironlake_compute_dpll(intel_crtc
, adjusted_mode
, &clock
, fp
);
5021 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe
);
5022 drm_mode_debug_printmodeline(mode
);
5024 /* CPU eDP is the only output that doesn't need a PCH PLL of its own on
5025 * pre-Haswell/LPT generation */
5026 if (HAS_PCH_LPT(dev
)) {
5027 DRM_DEBUG_KMS("LPT detected: no PLL for pipe %d necessary\n",
5029 } else if (!is_cpu_edp
) {
5030 struct intel_pch_pll
*pll
;
5032 pll
= intel_get_pch_pll(intel_crtc
, dpll
, fp
);
5034 DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n",
5039 intel_put_pch_pll(intel_crtc
);
5041 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
5042 * This is an exception to the general rule that mode_set doesn't turn
5046 temp
= I915_READ(PCH_LVDS
);
5047 temp
|= LVDS_PORT_EN
| LVDS_A0A2_CLKA_POWER_UP
;
5048 if (HAS_PCH_CPT(dev
)) {
5049 temp
&= ~PORT_TRANS_SEL_MASK
;
5050 temp
|= PORT_TRANS_SEL_CPT(pipe
);
5053 temp
|= LVDS_PIPEB_SELECT
;
5055 temp
&= ~LVDS_PIPEB_SELECT
;
5058 /* set the corresponsding LVDS_BORDER bit */
5059 temp
|= dev_priv
->lvds_border_bits
;
5060 /* Set the B0-B3 data pairs corresponding to whether we're going to
5061 * set the DPLLs for dual-channel mode or not.
5064 temp
|= LVDS_B0B3_POWER_UP
| LVDS_CLKB_POWER_UP
;
5066 temp
&= ~(LVDS_B0B3_POWER_UP
| LVDS_CLKB_POWER_UP
);
5068 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
5069 * appropriately here, but we need to look more thoroughly into how
5070 * panels behave in the two modes.
5072 temp
&= ~(LVDS_HSYNC_POLARITY
| LVDS_VSYNC_POLARITY
);
5073 if (adjusted_mode
->flags
& DRM_MODE_FLAG_NHSYNC
)
5074 temp
|= LVDS_HSYNC_POLARITY
;
5075 if (adjusted_mode
->flags
& DRM_MODE_FLAG_NVSYNC
)
5076 temp
|= LVDS_VSYNC_POLARITY
;
5077 I915_WRITE(PCH_LVDS
, temp
);
5080 if (is_dp
&& !is_cpu_edp
) {
5081 intel_dp_set_m_n(crtc
, mode
, adjusted_mode
);
5083 /* For non-DP output, clear any trans DP clock recovery setting.*/
5084 I915_WRITE(TRANSDATA_M1(pipe
), 0);
5085 I915_WRITE(TRANSDATA_N1(pipe
), 0);
5086 I915_WRITE(TRANSDPLINK_M1(pipe
), 0);
5087 I915_WRITE(TRANSDPLINK_N1(pipe
), 0);
5090 if (intel_crtc
->pch_pll
) {
5091 I915_WRITE(intel_crtc
->pch_pll
->pll_reg
, dpll
);
5093 /* Wait for the clocks to stabilize. */
5094 POSTING_READ(intel_crtc
->pch_pll
->pll_reg
);
5097 /* The pixel multiplier can only be updated once the
5098 * DPLL is enabled and the clocks are stable.
5100 * So write it again.
5102 I915_WRITE(intel_crtc
->pch_pll
->pll_reg
, dpll
);
5105 intel_crtc
->lowfreq_avail
= false;
5106 if (intel_crtc
->pch_pll
) {
5107 if (is_lvds
&& has_reduced_clock
&& i915_powersave
) {
5108 I915_WRITE(intel_crtc
->pch_pll
->fp1_reg
, fp2
);
5109 intel_crtc
->lowfreq_avail
= true;
5111 I915_WRITE(intel_crtc
->pch_pll
->fp1_reg
, fp
);
5115 intel_set_pipe_timings(intel_crtc
, mode
, adjusted_mode
);
5117 ironlake_set_m_n(crtc
, mode
, adjusted_mode
);
5120 ironlake_set_pll_edp(crtc
, adjusted_mode
->clock
);
5122 ironlake_set_pipeconf(crtc
, adjusted_mode
, dither
);
5124 intel_wait_for_vblank(dev
, pipe
);
5126 /* Set up the display plane register */
5127 I915_WRITE(DSPCNTR(plane
), DISPPLANE_GAMMA_ENABLE
);
5128 POSTING_READ(DSPCNTR(plane
));
5130 ret
= intel_pipe_set_base(crtc
, x
, y
, fb
);
5132 intel_update_watermarks(dev
);
5134 intel_update_linetime_watermarks(dev
, pipe
, adjusted_mode
);
5139 static int intel_crtc_mode_set(struct drm_crtc
*crtc
,
5140 struct drm_display_mode
*mode
,
5141 struct drm_display_mode
*adjusted_mode
,
5143 struct drm_framebuffer
*fb
)
5145 struct drm_device
*dev
= crtc
->dev
;
5146 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5147 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5148 int pipe
= intel_crtc
->pipe
;
5151 drm_vblank_pre_modeset(dev
, pipe
);
5153 ret
= dev_priv
->display
.crtc_mode_set(crtc
, mode
, adjusted_mode
,
5155 drm_vblank_post_modeset(dev
, pipe
);
5160 static bool intel_eld_uptodate(struct drm_connector
*connector
,
5161 int reg_eldv
, uint32_t bits_eldv
,
5162 int reg_elda
, uint32_t bits_elda
,
5165 struct drm_i915_private
*dev_priv
= connector
->dev
->dev_private
;
5166 uint8_t *eld
= connector
->eld
;
5169 i
= I915_READ(reg_eldv
);
5178 i
= I915_READ(reg_elda
);
5180 I915_WRITE(reg_elda
, i
);
5182 for (i
= 0; i
< eld
[2]; i
++)
5183 if (I915_READ(reg_edid
) != *((uint32_t *)eld
+ i
))
5189 static void g4x_write_eld(struct drm_connector
*connector
,
5190 struct drm_crtc
*crtc
)
5192 struct drm_i915_private
*dev_priv
= connector
->dev
->dev_private
;
5193 uint8_t *eld
= connector
->eld
;
5198 i
= I915_READ(G4X_AUD_VID_DID
);
5200 if (i
== INTEL_AUDIO_DEVBLC
|| i
== INTEL_AUDIO_DEVCL
)
5201 eldv
= G4X_ELDV_DEVCL_DEVBLC
;
5203 eldv
= G4X_ELDV_DEVCTG
;
5205 if (intel_eld_uptodate(connector
,
5206 G4X_AUD_CNTL_ST
, eldv
,
5207 G4X_AUD_CNTL_ST
, G4X_ELD_ADDR
,
5208 G4X_HDMIW_HDMIEDID
))
5211 i
= I915_READ(G4X_AUD_CNTL_ST
);
5212 i
&= ~(eldv
| G4X_ELD_ADDR
);
5213 len
= (i
>> 9) & 0x1f; /* ELD buffer size */
5214 I915_WRITE(G4X_AUD_CNTL_ST
, i
);
5219 len
= min_t(uint8_t, eld
[2], len
);
5220 DRM_DEBUG_DRIVER("ELD size %d\n", len
);
5221 for (i
= 0; i
< len
; i
++)
5222 I915_WRITE(G4X_HDMIW_HDMIEDID
, *((uint32_t *)eld
+ i
));
5224 i
= I915_READ(G4X_AUD_CNTL_ST
);
5226 I915_WRITE(G4X_AUD_CNTL_ST
, i
);
5229 static void haswell_write_eld(struct drm_connector
*connector
,
5230 struct drm_crtc
*crtc
)
5232 struct drm_i915_private
*dev_priv
= connector
->dev
->dev_private
;
5233 uint8_t *eld
= connector
->eld
;
5234 struct drm_device
*dev
= crtc
->dev
;
5238 int pipe
= to_intel_crtc(crtc
)->pipe
;
5241 int hdmiw_hdmiedid
= HSW_AUD_EDID_DATA(pipe
);
5242 int aud_cntl_st
= HSW_AUD_DIP_ELD_CTRL(pipe
);
5243 int aud_config
= HSW_AUD_CFG(pipe
);
5244 int aud_cntrl_st2
= HSW_AUD_PIN_ELD_CP_VLD
;
5247 DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n");
5249 /* Audio output enable */
5250 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
5251 tmp
= I915_READ(aud_cntrl_st2
);
5252 tmp
|= (AUDIO_OUTPUT_ENABLE_A
<< (pipe
* 4));
5253 I915_WRITE(aud_cntrl_st2
, tmp
);
5255 /* Wait for 1 vertical blank */
5256 intel_wait_for_vblank(dev
, pipe
);
5258 /* Set ELD valid state */
5259 tmp
= I915_READ(aud_cntrl_st2
);
5260 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%8x\n", tmp
);
5261 tmp
|= (AUDIO_ELD_VALID_A
<< (pipe
* 4));
5262 I915_WRITE(aud_cntrl_st2
, tmp
);
5263 tmp
= I915_READ(aud_cntrl_st2
);
5264 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%8x\n", tmp
);
5266 /* Enable HDMI mode */
5267 tmp
= I915_READ(aud_config
);
5268 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%8x\n", tmp
);
5269 /* clear N_programing_enable and N_value_index */
5270 tmp
&= ~(AUD_CONFIG_N_VALUE_INDEX
| AUD_CONFIG_N_PROG_ENABLE
);
5271 I915_WRITE(aud_config
, tmp
);
5273 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe
));
5275 eldv
= AUDIO_ELD_VALID_A
<< (pipe
* 4);
5277 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
)) {
5278 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5279 eld
[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
5280 I915_WRITE(aud_config
, AUD_CONFIG_N_VALUE_INDEX
); /* 0x1 = DP */
5282 I915_WRITE(aud_config
, 0);
5284 if (intel_eld_uptodate(connector
,
5285 aud_cntrl_st2
, eldv
,
5286 aud_cntl_st
, IBX_ELD_ADDRESS
,
5290 i
= I915_READ(aud_cntrl_st2
);
5292 I915_WRITE(aud_cntrl_st2
, i
);
5297 i
= I915_READ(aud_cntl_st
);
5298 i
&= ~IBX_ELD_ADDRESS
;
5299 I915_WRITE(aud_cntl_st
, i
);
5300 i
= (i
>> 29) & DIP_PORT_SEL_MASK
; /* DIP_Port_Select, 0x1 = PortB */
5301 DRM_DEBUG_DRIVER("port num:%d\n", i
);
5303 len
= min_t(uint8_t, eld
[2], 21); /* 84 bytes of hw ELD buffer */
5304 DRM_DEBUG_DRIVER("ELD size %d\n", len
);
5305 for (i
= 0; i
< len
; i
++)
5306 I915_WRITE(hdmiw_hdmiedid
, *((uint32_t *)eld
+ i
));
5308 i
= I915_READ(aud_cntrl_st2
);
5310 I915_WRITE(aud_cntrl_st2
, i
);
5314 static void ironlake_write_eld(struct drm_connector
*connector
,
5315 struct drm_crtc
*crtc
)
5317 struct drm_i915_private
*dev_priv
= connector
->dev
->dev_private
;
5318 uint8_t *eld
= connector
->eld
;
5326 int pipe
= to_intel_crtc(crtc
)->pipe
;
5328 if (HAS_PCH_IBX(connector
->dev
)) {
5329 hdmiw_hdmiedid
= IBX_HDMIW_HDMIEDID(pipe
);
5330 aud_config
= IBX_AUD_CFG(pipe
);
5331 aud_cntl_st
= IBX_AUD_CNTL_ST(pipe
);
5332 aud_cntrl_st2
= IBX_AUD_CNTL_ST2
;
5334 hdmiw_hdmiedid
= CPT_HDMIW_HDMIEDID(pipe
);
5335 aud_config
= CPT_AUD_CFG(pipe
);
5336 aud_cntl_st
= CPT_AUD_CNTL_ST(pipe
);
5337 aud_cntrl_st2
= CPT_AUD_CNTRL_ST2
;
5340 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe
));
5342 i
= I915_READ(aud_cntl_st
);
5343 i
= (i
>> 29) & DIP_PORT_SEL_MASK
; /* DIP_Port_Select, 0x1 = PortB */
5345 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
5346 /* operate blindly on all ports */
5347 eldv
= IBX_ELD_VALIDB
;
5348 eldv
|= IBX_ELD_VALIDB
<< 4;
5349 eldv
|= IBX_ELD_VALIDB
<< 8;
5351 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i
);
5352 eldv
= IBX_ELD_VALIDB
<< ((i
- 1) * 4);
5355 if (intel_pipe_has_type(crtc
, INTEL_OUTPUT_DISPLAYPORT
)) {
5356 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5357 eld
[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
5358 I915_WRITE(aud_config
, AUD_CONFIG_N_VALUE_INDEX
); /* 0x1 = DP */
5360 I915_WRITE(aud_config
, 0);
5362 if (intel_eld_uptodate(connector
,
5363 aud_cntrl_st2
, eldv
,
5364 aud_cntl_st
, IBX_ELD_ADDRESS
,
5368 i
= I915_READ(aud_cntrl_st2
);
5370 I915_WRITE(aud_cntrl_st2
, i
);
5375 i
= I915_READ(aud_cntl_st
);
5376 i
&= ~IBX_ELD_ADDRESS
;
5377 I915_WRITE(aud_cntl_st
, i
);
5379 len
= min_t(uint8_t, eld
[2], 21); /* 84 bytes of hw ELD buffer */
5380 DRM_DEBUG_DRIVER("ELD size %d\n", len
);
5381 for (i
= 0; i
< len
; i
++)
5382 I915_WRITE(hdmiw_hdmiedid
, *((uint32_t *)eld
+ i
));
5384 i
= I915_READ(aud_cntrl_st2
);
5386 I915_WRITE(aud_cntrl_st2
, i
);
5389 void intel_write_eld(struct drm_encoder
*encoder
,
5390 struct drm_display_mode
*mode
)
5392 struct drm_crtc
*crtc
= encoder
->crtc
;
5393 struct drm_connector
*connector
;
5394 struct drm_device
*dev
= encoder
->dev
;
5395 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5397 connector
= drm_select_eld(encoder
, mode
);
5401 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5403 drm_get_connector_name(connector
),
5404 connector
->encoder
->base
.id
,
5405 drm_get_encoder_name(connector
->encoder
));
5407 connector
->eld
[6] = drm_av_sync_delay(connector
, mode
) / 2;
5409 if (dev_priv
->display
.write_eld
)
5410 dev_priv
->display
.write_eld(connector
, crtc
);
5413 /** Loads the palette/gamma unit for the CRTC with the prepared values */
5414 void intel_crtc_load_lut(struct drm_crtc
*crtc
)
5416 struct drm_device
*dev
= crtc
->dev
;
5417 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5418 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5419 int palreg
= PALETTE(intel_crtc
->pipe
);
5422 /* The clocks have to be on to load the palette. */
5423 if (!crtc
->enabled
|| !intel_crtc
->active
)
5426 /* use legacy palette for Ironlake */
5427 if (HAS_PCH_SPLIT(dev
))
5428 palreg
= LGC_PALETTE(intel_crtc
->pipe
);
5430 for (i
= 0; i
< 256; i
++) {
5431 I915_WRITE(palreg
+ 4 * i
,
5432 (intel_crtc
->lut_r
[i
] << 16) |
5433 (intel_crtc
->lut_g
[i
] << 8) |
5434 intel_crtc
->lut_b
[i
]);
5438 static void i845_update_cursor(struct drm_crtc
*crtc
, u32 base
)
5440 struct drm_device
*dev
= crtc
->dev
;
5441 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5442 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5443 bool visible
= base
!= 0;
5446 if (intel_crtc
->cursor_visible
== visible
)
5449 cntl
= I915_READ(_CURACNTR
);
5451 /* On these chipsets we can only modify the base whilst
5452 * the cursor is disabled.
5454 I915_WRITE(_CURABASE
, base
);
5456 cntl
&= ~(CURSOR_FORMAT_MASK
);
5457 /* XXX width must be 64, stride 256 => 0x00 << 28 */
5458 cntl
|= CURSOR_ENABLE
|
5459 CURSOR_GAMMA_ENABLE
|
5462 cntl
&= ~(CURSOR_ENABLE
| CURSOR_GAMMA_ENABLE
);
5463 I915_WRITE(_CURACNTR
, cntl
);
5465 intel_crtc
->cursor_visible
= visible
;
5468 static void i9xx_update_cursor(struct drm_crtc
*crtc
, u32 base
)
5470 struct drm_device
*dev
= crtc
->dev
;
5471 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5472 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5473 int pipe
= intel_crtc
->pipe
;
5474 bool visible
= base
!= 0;
5476 if (intel_crtc
->cursor_visible
!= visible
) {
5477 uint32_t cntl
= I915_READ(CURCNTR(pipe
));
5479 cntl
&= ~(CURSOR_MODE
| MCURSOR_PIPE_SELECT
);
5480 cntl
|= CURSOR_MODE_64_ARGB_AX
| MCURSOR_GAMMA_ENABLE
;
5481 cntl
|= pipe
<< 28; /* Connect to correct pipe */
5483 cntl
&= ~(CURSOR_MODE
| MCURSOR_GAMMA_ENABLE
);
5484 cntl
|= CURSOR_MODE_DISABLE
;
5486 I915_WRITE(CURCNTR(pipe
), cntl
);
5488 intel_crtc
->cursor_visible
= visible
;
5490 /* and commit changes on next vblank */
5491 I915_WRITE(CURBASE(pipe
), base
);
5494 static void ivb_update_cursor(struct drm_crtc
*crtc
, u32 base
)
5496 struct drm_device
*dev
= crtc
->dev
;
5497 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5498 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5499 int pipe
= intel_crtc
->pipe
;
5500 bool visible
= base
!= 0;
5502 if (intel_crtc
->cursor_visible
!= visible
) {
5503 uint32_t cntl
= I915_READ(CURCNTR_IVB(pipe
));
5505 cntl
&= ~CURSOR_MODE
;
5506 cntl
|= CURSOR_MODE_64_ARGB_AX
| MCURSOR_GAMMA_ENABLE
;
5508 cntl
&= ~(CURSOR_MODE
| MCURSOR_GAMMA_ENABLE
);
5509 cntl
|= CURSOR_MODE_DISABLE
;
5511 I915_WRITE(CURCNTR_IVB(pipe
), cntl
);
5513 intel_crtc
->cursor_visible
= visible
;
5515 /* and commit changes on next vblank */
5516 I915_WRITE(CURBASE_IVB(pipe
), base
);
5519 /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
5520 static void intel_crtc_update_cursor(struct drm_crtc
*crtc
,
5523 struct drm_device
*dev
= crtc
->dev
;
5524 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5525 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5526 int pipe
= intel_crtc
->pipe
;
5527 int x
= intel_crtc
->cursor_x
;
5528 int y
= intel_crtc
->cursor_y
;
5534 if (on
&& crtc
->enabled
&& crtc
->fb
) {
5535 base
= intel_crtc
->cursor_addr
;
5536 if (x
> (int) crtc
->fb
->width
)
5539 if (y
> (int) crtc
->fb
->height
)
5545 if (x
+ intel_crtc
->cursor_width
< 0)
5548 pos
|= CURSOR_POS_SIGN
<< CURSOR_X_SHIFT
;
5551 pos
|= x
<< CURSOR_X_SHIFT
;
5554 if (y
+ intel_crtc
->cursor_height
< 0)
5557 pos
|= CURSOR_POS_SIGN
<< CURSOR_Y_SHIFT
;
5560 pos
|= y
<< CURSOR_Y_SHIFT
;
5562 visible
= base
!= 0;
5563 if (!visible
&& !intel_crtc
->cursor_visible
)
5566 if (IS_IVYBRIDGE(dev
) || IS_HASWELL(dev
)) {
5567 I915_WRITE(CURPOS_IVB(pipe
), pos
);
5568 ivb_update_cursor(crtc
, base
);
5570 I915_WRITE(CURPOS(pipe
), pos
);
5571 if (IS_845G(dev
) || IS_I865G(dev
))
5572 i845_update_cursor(crtc
, base
);
5574 i9xx_update_cursor(crtc
, base
);
5578 static int intel_crtc_cursor_set(struct drm_crtc
*crtc
,
5579 struct drm_file
*file
,
5581 uint32_t width
, uint32_t height
)
5583 struct drm_device
*dev
= crtc
->dev
;
5584 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5585 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5586 struct drm_i915_gem_object
*obj
;
5590 /* if we want to turn off the cursor ignore width and height */
5592 DRM_DEBUG_KMS("cursor off\n");
5595 mutex_lock(&dev
->struct_mutex
);
5599 /* Currently we only support 64x64 cursors */
5600 if (width
!= 64 || height
!= 64) {
5601 DRM_ERROR("we currently only support 64x64 cursors\n");
5605 obj
= to_intel_bo(drm_gem_object_lookup(dev
, file
, handle
));
5606 if (&obj
->base
== NULL
)
5609 if (obj
->base
.size
< width
* height
* 4) {
5610 DRM_ERROR("buffer is to small\n");
5615 /* we only need to pin inside GTT if cursor is non-phy */
5616 mutex_lock(&dev
->struct_mutex
);
5617 if (!dev_priv
->info
->cursor_needs_physical
) {
5618 if (obj
->tiling_mode
) {
5619 DRM_ERROR("cursor cannot be tiled\n");
5624 ret
= i915_gem_object_pin_to_display_plane(obj
, 0, NULL
);
5626 DRM_ERROR("failed to move cursor bo into the GTT\n");
5630 ret
= i915_gem_object_put_fence(obj
);
5632 DRM_ERROR("failed to release fence for cursor");
5636 addr
= obj
->gtt_offset
;
5638 int align
= IS_I830(dev
) ? 16 * 1024 : 256;
5639 ret
= i915_gem_attach_phys_object(dev
, obj
,
5640 (intel_crtc
->pipe
== 0) ? I915_GEM_PHYS_CURSOR_0
: I915_GEM_PHYS_CURSOR_1
,
5643 DRM_ERROR("failed to attach phys object\n");
5646 addr
= obj
->phys_obj
->handle
->busaddr
;
5650 I915_WRITE(CURSIZE
, (height
<< 12) | width
);
5653 if (intel_crtc
->cursor_bo
) {
5654 if (dev_priv
->info
->cursor_needs_physical
) {
5655 if (intel_crtc
->cursor_bo
!= obj
)
5656 i915_gem_detach_phys_object(dev
, intel_crtc
->cursor_bo
);
5658 i915_gem_object_unpin(intel_crtc
->cursor_bo
);
5659 drm_gem_object_unreference(&intel_crtc
->cursor_bo
->base
);
5662 mutex_unlock(&dev
->struct_mutex
);
5664 intel_crtc
->cursor_addr
= addr
;
5665 intel_crtc
->cursor_bo
= obj
;
5666 intel_crtc
->cursor_width
= width
;
5667 intel_crtc
->cursor_height
= height
;
5669 intel_crtc_update_cursor(crtc
, true);
5673 i915_gem_object_unpin(obj
);
5675 mutex_unlock(&dev
->struct_mutex
);
5677 drm_gem_object_unreference_unlocked(&obj
->base
);
5681 static int intel_crtc_cursor_move(struct drm_crtc
*crtc
, int x
, int y
)
5683 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5685 intel_crtc
->cursor_x
= x
;
5686 intel_crtc
->cursor_y
= y
;
5688 intel_crtc_update_cursor(crtc
, true);
5693 /** Sets the color ramps on behalf of RandR */
5694 void intel_crtc_fb_gamma_set(struct drm_crtc
*crtc
, u16 red
, u16 green
,
5695 u16 blue
, int regno
)
5697 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5699 intel_crtc
->lut_r
[regno
] = red
>> 8;
5700 intel_crtc
->lut_g
[regno
] = green
>> 8;
5701 intel_crtc
->lut_b
[regno
] = blue
>> 8;
5704 void intel_crtc_fb_gamma_get(struct drm_crtc
*crtc
, u16
*red
, u16
*green
,
5705 u16
*blue
, int regno
)
5707 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5709 *red
= intel_crtc
->lut_r
[regno
] << 8;
5710 *green
= intel_crtc
->lut_g
[regno
] << 8;
5711 *blue
= intel_crtc
->lut_b
[regno
] << 8;
5714 static void intel_crtc_gamma_set(struct drm_crtc
*crtc
, u16
*red
, u16
*green
,
5715 u16
*blue
, uint32_t start
, uint32_t size
)
5717 int end
= (start
+ size
> 256) ? 256 : start
+ size
, i
;
5718 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5720 for (i
= start
; i
< end
; i
++) {
5721 intel_crtc
->lut_r
[i
] = red
[i
] >> 8;
5722 intel_crtc
->lut_g
[i
] = green
[i
] >> 8;
5723 intel_crtc
->lut_b
[i
] = blue
[i
] >> 8;
5726 intel_crtc_load_lut(crtc
);
5730 * Get a pipe with a simple mode set on it for doing load-based monitor
5733 * It will be up to the load-detect code to adjust the pipe as appropriate for
5734 * its requirements. The pipe will be connected to no other encoders.
5736 * Currently this code will only succeed if there is a pipe with no encoders
5737 * configured for it. In the future, it could choose to temporarily disable
5738 * some outputs to free up a pipe for its use.
5740 * \return crtc, or NULL if no pipes are available.
5743 /* VESA 640x480x72Hz mode to set on the pipe */
5744 static struct drm_display_mode load_detect_mode
= {
5745 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT
, 31500, 640, 664,
5746 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC
| DRM_MODE_FLAG_NVSYNC
),
5749 static struct drm_framebuffer
*
5750 intel_framebuffer_create(struct drm_device
*dev
,
5751 struct drm_mode_fb_cmd2
*mode_cmd
,
5752 struct drm_i915_gem_object
*obj
)
5754 struct intel_framebuffer
*intel_fb
;
5757 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
5759 drm_gem_object_unreference_unlocked(&obj
->base
);
5760 return ERR_PTR(-ENOMEM
);
5763 ret
= intel_framebuffer_init(dev
, intel_fb
, mode_cmd
, obj
);
5765 drm_gem_object_unreference_unlocked(&obj
->base
);
5767 return ERR_PTR(ret
);
5770 return &intel_fb
->base
;
5774 intel_framebuffer_pitch_for_width(int width
, int bpp
)
5776 u32 pitch
= DIV_ROUND_UP(width
* bpp
, 8);
5777 return ALIGN(pitch
, 64);
5781 intel_framebuffer_size_for_mode(struct drm_display_mode
*mode
, int bpp
)
5783 u32 pitch
= intel_framebuffer_pitch_for_width(mode
->hdisplay
, bpp
);
5784 return ALIGN(pitch
* mode
->vdisplay
, PAGE_SIZE
);
5787 static struct drm_framebuffer
*
5788 intel_framebuffer_create_for_mode(struct drm_device
*dev
,
5789 struct drm_display_mode
*mode
,
5792 struct drm_i915_gem_object
*obj
;
5793 struct drm_mode_fb_cmd2 mode_cmd
;
5795 obj
= i915_gem_alloc_object(dev
,
5796 intel_framebuffer_size_for_mode(mode
, bpp
));
5798 return ERR_PTR(-ENOMEM
);
5800 mode_cmd
.width
= mode
->hdisplay
;
5801 mode_cmd
.height
= mode
->vdisplay
;
5802 mode_cmd
.pitches
[0] = intel_framebuffer_pitch_for_width(mode_cmd
.width
,
5804 mode_cmd
.pixel_format
= drm_mode_legacy_fb_format(bpp
, depth
);
5806 return intel_framebuffer_create(dev
, &mode_cmd
, obj
);
5809 static struct drm_framebuffer
*
5810 mode_fits_in_fbdev(struct drm_device
*dev
,
5811 struct drm_display_mode
*mode
)
5813 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5814 struct drm_i915_gem_object
*obj
;
5815 struct drm_framebuffer
*fb
;
5817 if (dev_priv
->fbdev
== NULL
)
5820 obj
= dev_priv
->fbdev
->ifb
.obj
;
5824 fb
= &dev_priv
->fbdev
->ifb
.base
;
5825 if (fb
->pitches
[0] < intel_framebuffer_pitch_for_width(mode
->hdisplay
,
5826 fb
->bits_per_pixel
))
5829 if (obj
->base
.size
< mode
->vdisplay
* fb
->pitches
[0])
5835 bool intel_get_load_detect_pipe(struct drm_connector
*connector
,
5836 struct drm_display_mode
*mode
,
5837 struct intel_load_detect_pipe
*old
)
5839 struct intel_crtc
*intel_crtc
;
5840 struct intel_encoder
*intel_encoder
=
5841 intel_attached_encoder(connector
);
5842 struct drm_crtc
*possible_crtc
;
5843 struct drm_encoder
*encoder
= &intel_encoder
->base
;
5844 struct drm_crtc
*crtc
= NULL
;
5845 struct drm_device
*dev
= encoder
->dev
;
5846 struct drm_framebuffer
*fb
;
5849 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5850 connector
->base
.id
, drm_get_connector_name(connector
),
5851 encoder
->base
.id
, drm_get_encoder_name(encoder
));
5854 * Algorithm gets a little messy:
5856 * - if the connector already has an assigned crtc, use it (but make
5857 * sure it's on first)
5859 * - try to find the first unused crtc that can drive this connector,
5860 * and use that if we find one
5863 /* See if we already have a CRTC for this connector */
5864 if (encoder
->crtc
) {
5865 crtc
= encoder
->crtc
;
5867 old
->dpms_mode
= connector
->dpms
;
5868 old
->load_detect_temp
= false;
5870 /* Make sure the crtc and connector are running */
5871 if (connector
->dpms
!= DRM_MODE_DPMS_ON
)
5872 connector
->funcs
->dpms(connector
, DRM_MODE_DPMS_ON
);
5877 /* Find an unused one (if possible) */
5878 list_for_each_entry(possible_crtc
, &dev
->mode_config
.crtc_list
, head
) {
5880 if (!(encoder
->possible_crtcs
& (1 << i
)))
5882 if (!possible_crtc
->enabled
) {
5883 crtc
= possible_crtc
;
5889 * If we didn't find an unused CRTC, don't use any.
5892 DRM_DEBUG_KMS("no pipe available for load-detect\n");
5896 intel_encoder
->new_crtc
= to_intel_crtc(crtc
);
5897 to_intel_connector(connector
)->new_encoder
= intel_encoder
;
5899 intel_crtc
= to_intel_crtc(crtc
);
5900 old
->dpms_mode
= connector
->dpms
;
5901 old
->load_detect_temp
= true;
5902 old
->release_fb
= NULL
;
5905 mode
= &load_detect_mode
;
5907 /* We need a framebuffer large enough to accommodate all accesses
5908 * that the plane may generate whilst we perform load detection.
5909 * We can not rely on the fbcon either being present (we get called
5910 * during its initialisation to detect all boot displays, or it may
5911 * not even exist) or that it is large enough to satisfy the
5914 fb
= mode_fits_in_fbdev(dev
, mode
);
5916 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
5917 fb
= intel_framebuffer_create_for_mode(dev
, mode
, 24, 32);
5918 old
->release_fb
= fb
;
5920 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
5922 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
5926 if (!intel_set_mode(crtc
, mode
, 0, 0, fb
)) {
5927 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
5928 if (old
->release_fb
)
5929 old
->release_fb
->funcs
->destroy(old
->release_fb
);
5933 /* let the connector get through one full cycle before testing */
5934 intel_wait_for_vblank(dev
, intel_crtc
->pipe
);
5938 connector
->encoder
= NULL
;
5939 encoder
->crtc
= NULL
;
5943 void intel_release_load_detect_pipe(struct drm_connector
*connector
,
5944 struct intel_load_detect_pipe
*old
)
5946 struct intel_encoder
*intel_encoder
=
5947 intel_attached_encoder(connector
);
5948 struct drm_encoder
*encoder
= &intel_encoder
->base
;
5950 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5951 connector
->base
.id
, drm_get_connector_name(connector
),
5952 encoder
->base
.id
, drm_get_encoder_name(encoder
));
5954 if (old
->load_detect_temp
) {
5955 struct drm_crtc
*crtc
= encoder
->crtc
;
5957 to_intel_connector(connector
)->new_encoder
= NULL
;
5958 intel_encoder
->new_crtc
= NULL
;
5959 intel_set_mode(crtc
, NULL
, 0, 0, NULL
);
5961 if (old
->release_fb
)
5962 old
->release_fb
->funcs
->destroy(old
->release_fb
);
5967 /* Switch crtc and encoder back off if necessary */
5968 if (old
->dpms_mode
!= DRM_MODE_DPMS_ON
)
5969 connector
->funcs
->dpms(connector
, old
->dpms_mode
);
5972 /* Returns the clock of the currently programmed mode of the given pipe. */
5973 static int intel_crtc_clock_get(struct drm_device
*dev
, struct drm_crtc
*crtc
)
5975 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
5976 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5977 int pipe
= intel_crtc
->pipe
;
5978 u32 dpll
= I915_READ(DPLL(pipe
));
5980 intel_clock_t clock
;
5982 if ((dpll
& DISPLAY_RATE_SELECT_FPA1
) == 0)
5983 fp
= I915_READ(FP0(pipe
));
5985 fp
= I915_READ(FP1(pipe
));
5987 clock
.m1
= (fp
& FP_M1_DIV_MASK
) >> FP_M1_DIV_SHIFT
;
5988 if (IS_PINEVIEW(dev
)) {
5989 clock
.n
= ffs((fp
& FP_N_PINEVIEW_DIV_MASK
) >> FP_N_DIV_SHIFT
) - 1;
5990 clock
.m2
= (fp
& FP_M2_PINEVIEW_DIV_MASK
) >> FP_M2_DIV_SHIFT
;
5992 clock
.n
= (fp
& FP_N_DIV_MASK
) >> FP_N_DIV_SHIFT
;
5993 clock
.m2
= (fp
& FP_M2_DIV_MASK
) >> FP_M2_DIV_SHIFT
;
5996 if (!IS_GEN2(dev
)) {
5997 if (IS_PINEVIEW(dev
))
5998 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW
) >>
5999 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW
);
6001 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK
) >>
6002 DPLL_FPA01_P1_POST_DIV_SHIFT
);
6004 switch (dpll
& DPLL_MODE_MASK
) {
6005 case DPLLB_MODE_DAC_SERIAL
:
6006 clock
.p2
= dpll
& DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
?
6009 case DPLLB_MODE_LVDS
:
6010 clock
.p2
= dpll
& DPLLB_LVDS_P2_CLOCK_DIV_7
?
6014 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
6015 "mode\n", (int)(dpll
& DPLL_MODE_MASK
));
6019 /* XXX: Handle the 100Mhz refclk */
6020 intel_clock(dev
, 96000, &clock
);
6022 bool is_lvds
= (pipe
== 1) && (I915_READ(LVDS
) & LVDS_PORT_EN
);
6025 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS
) >>
6026 DPLL_FPA01_P1_POST_DIV_SHIFT
);
6029 if ((dpll
& PLL_REF_INPUT_MASK
) ==
6030 PLLB_REF_INPUT_SPREADSPECTRUMIN
) {
6031 /* XXX: might not be 66MHz */
6032 intel_clock(dev
, 66000, &clock
);
6034 intel_clock(dev
, 48000, &clock
);
6036 if (dpll
& PLL_P1_DIVIDE_BY_TWO
)
6039 clock
.p1
= ((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_I830
) >>
6040 DPLL_FPA01_P1_POST_DIV_SHIFT
) + 2;
6042 if (dpll
& PLL_P2_DIVIDE_BY_4
)
6047 intel_clock(dev
, 48000, &clock
);
6051 /* XXX: It would be nice to validate the clocks, but we can't reuse
6052 * i830PllIsValid() because it relies on the xf86_config connector
6053 * configuration being accurate, which it isn't necessarily.
6059 /** Returns the currently programmed mode of the given pipe. */
6060 struct drm_display_mode
*intel_crtc_mode_get(struct drm_device
*dev
,
6061 struct drm_crtc
*crtc
)
6063 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6064 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6065 int pipe
= intel_crtc
->pipe
;
6066 struct drm_display_mode
*mode
;
6067 int htot
= I915_READ(HTOTAL(pipe
));
6068 int hsync
= I915_READ(HSYNC(pipe
));
6069 int vtot
= I915_READ(VTOTAL(pipe
));
6070 int vsync
= I915_READ(VSYNC(pipe
));
6072 mode
= kzalloc(sizeof(*mode
), GFP_KERNEL
);
6076 mode
->clock
= intel_crtc_clock_get(dev
, crtc
);
6077 mode
->hdisplay
= (htot
& 0xffff) + 1;
6078 mode
->htotal
= ((htot
& 0xffff0000) >> 16) + 1;
6079 mode
->hsync_start
= (hsync
& 0xffff) + 1;
6080 mode
->hsync_end
= ((hsync
& 0xffff0000) >> 16) + 1;
6081 mode
->vdisplay
= (vtot
& 0xffff) + 1;
6082 mode
->vtotal
= ((vtot
& 0xffff0000) >> 16) + 1;
6083 mode
->vsync_start
= (vsync
& 0xffff) + 1;
6084 mode
->vsync_end
= ((vsync
& 0xffff0000) >> 16) + 1;
6086 drm_mode_set_name(mode
);
6091 static void intel_increase_pllclock(struct drm_crtc
*crtc
)
6093 struct drm_device
*dev
= crtc
->dev
;
6094 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6095 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6096 int pipe
= intel_crtc
->pipe
;
6097 int dpll_reg
= DPLL(pipe
);
6100 if (HAS_PCH_SPLIT(dev
))
6103 if (!dev_priv
->lvds_downclock_avail
)
6106 dpll
= I915_READ(dpll_reg
);
6107 if (!HAS_PIPE_CXSR(dev
) && (dpll
& DISPLAY_RATE_SELECT_FPA1
)) {
6108 DRM_DEBUG_DRIVER("upclocking LVDS\n");
6110 assert_panel_unlocked(dev_priv
, pipe
);
6112 dpll
&= ~DISPLAY_RATE_SELECT_FPA1
;
6113 I915_WRITE(dpll_reg
, dpll
);
6114 intel_wait_for_vblank(dev
, pipe
);
6116 dpll
= I915_READ(dpll_reg
);
6117 if (dpll
& DISPLAY_RATE_SELECT_FPA1
)
6118 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
6122 static void intel_decrease_pllclock(struct drm_crtc
*crtc
)
6124 struct drm_device
*dev
= crtc
->dev
;
6125 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6126 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6128 if (HAS_PCH_SPLIT(dev
))
6131 if (!dev_priv
->lvds_downclock_avail
)
6135 * Since this is called by a timer, we should never get here in
6138 if (!HAS_PIPE_CXSR(dev
) && intel_crtc
->lowfreq_avail
) {
6139 int pipe
= intel_crtc
->pipe
;
6140 int dpll_reg
= DPLL(pipe
);
6143 DRM_DEBUG_DRIVER("downclocking LVDS\n");
6145 assert_panel_unlocked(dev_priv
, pipe
);
6147 dpll
= I915_READ(dpll_reg
);
6148 dpll
|= DISPLAY_RATE_SELECT_FPA1
;
6149 I915_WRITE(dpll_reg
, dpll
);
6150 intel_wait_for_vblank(dev
, pipe
);
6151 dpll
= I915_READ(dpll_reg
);
6152 if (!(dpll
& DISPLAY_RATE_SELECT_FPA1
))
6153 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
6158 void intel_mark_busy(struct drm_device
*dev
)
6160 i915_update_gfx_val(dev
->dev_private
);
6163 void intel_mark_idle(struct drm_device
*dev
)
6167 void intel_mark_fb_busy(struct drm_i915_gem_object
*obj
)
6169 struct drm_device
*dev
= obj
->base
.dev
;
6170 struct drm_crtc
*crtc
;
6172 if (!i915_powersave
)
6175 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
, head
) {
6179 if (to_intel_framebuffer(crtc
->fb
)->obj
== obj
)
6180 intel_increase_pllclock(crtc
);
6184 void intel_mark_fb_idle(struct drm_i915_gem_object
*obj
)
6186 struct drm_device
*dev
= obj
->base
.dev
;
6187 struct drm_crtc
*crtc
;
6189 if (!i915_powersave
)
6192 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
, head
) {
6196 if (to_intel_framebuffer(crtc
->fb
)->obj
== obj
)
6197 intel_decrease_pllclock(crtc
);
6201 static void intel_crtc_destroy(struct drm_crtc
*crtc
)
6203 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6204 struct drm_device
*dev
= crtc
->dev
;
6205 struct intel_unpin_work
*work
;
6206 unsigned long flags
;
6208 spin_lock_irqsave(&dev
->event_lock
, flags
);
6209 work
= intel_crtc
->unpin_work
;
6210 intel_crtc
->unpin_work
= NULL
;
6211 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
6214 cancel_work_sync(&work
->work
);
6218 drm_crtc_cleanup(crtc
);
6223 static void intel_unpin_work_fn(struct work_struct
*__work
)
6225 struct intel_unpin_work
*work
=
6226 container_of(__work
, struct intel_unpin_work
, work
);
6228 mutex_lock(&work
->dev
->struct_mutex
);
6229 intel_unpin_fb_obj(work
->old_fb_obj
);
6230 drm_gem_object_unreference(&work
->pending_flip_obj
->base
);
6231 drm_gem_object_unreference(&work
->old_fb_obj
->base
);
6233 intel_update_fbc(work
->dev
);
6234 mutex_unlock(&work
->dev
->struct_mutex
);
6238 static void do_intel_finish_page_flip(struct drm_device
*dev
,
6239 struct drm_crtc
*crtc
)
6241 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6242 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6243 struct intel_unpin_work
*work
;
6244 struct drm_i915_gem_object
*obj
;
6245 struct drm_pending_vblank_event
*e
;
6246 struct timeval tnow
, tvbl
;
6247 unsigned long flags
;
6249 /* Ignore early vblank irqs */
6250 if (intel_crtc
== NULL
)
6253 do_gettimeofday(&tnow
);
6255 spin_lock_irqsave(&dev
->event_lock
, flags
);
6256 work
= intel_crtc
->unpin_work
;
6257 if (work
== NULL
|| !work
->pending
) {
6258 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
6262 intel_crtc
->unpin_work
= NULL
;
6266 e
->event
.sequence
= drm_vblank_count_and_time(dev
, intel_crtc
->pipe
, &tvbl
);
6268 /* Called before vblank count and timestamps have
6269 * been updated for the vblank interval of flip
6270 * completion? Need to increment vblank count and
6271 * add one videorefresh duration to returned timestamp
6272 * to account for this. We assume this happened if we
6273 * get called over 0.9 frame durations after the last
6274 * timestamped vblank.
6276 * This calculation can not be used with vrefresh rates
6277 * below 5Hz (10Hz to be on the safe side) without
6278 * promoting to 64 integers.
6280 if (10 * (timeval_to_ns(&tnow
) - timeval_to_ns(&tvbl
)) >
6281 9 * crtc
->framedur_ns
) {
6282 e
->event
.sequence
++;
6283 tvbl
= ns_to_timeval(timeval_to_ns(&tvbl
) +
6287 e
->event
.tv_sec
= tvbl
.tv_sec
;
6288 e
->event
.tv_usec
= tvbl
.tv_usec
;
6290 list_add_tail(&e
->base
.link
,
6291 &e
->base
.file_priv
->event_list
);
6292 wake_up_interruptible(&e
->base
.file_priv
->event_wait
);
6295 drm_vblank_put(dev
, intel_crtc
->pipe
);
6297 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
6299 obj
= work
->old_fb_obj
;
6301 atomic_clear_mask(1 << intel_crtc
->plane
,
6302 &obj
->pending_flip
.counter
);
6303 if (atomic_read(&obj
->pending_flip
) == 0)
6304 wake_up(&dev_priv
->pending_flip_queue
);
6306 schedule_work(&work
->work
);
6308 trace_i915_flip_complete(intel_crtc
->plane
, work
->pending_flip_obj
);
6311 void intel_finish_page_flip(struct drm_device
*dev
, int pipe
)
6313 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6314 struct drm_crtc
*crtc
= dev_priv
->pipe_to_crtc_mapping
[pipe
];
6316 do_intel_finish_page_flip(dev
, crtc
);
6319 void intel_finish_page_flip_plane(struct drm_device
*dev
, int plane
)
6321 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6322 struct drm_crtc
*crtc
= dev_priv
->plane_to_crtc_mapping
[plane
];
6324 do_intel_finish_page_flip(dev
, crtc
);
6327 void intel_prepare_page_flip(struct drm_device
*dev
, int plane
)
6329 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
6330 struct intel_crtc
*intel_crtc
=
6331 to_intel_crtc(dev_priv
->plane_to_crtc_mapping
[plane
]);
6332 unsigned long flags
;
6334 spin_lock_irqsave(&dev
->event_lock
, flags
);
6335 if (intel_crtc
->unpin_work
) {
6336 if ((++intel_crtc
->unpin_work
->pending
) > 1)
6337 DRM_ERROR("Prepared flip multiple times\n");
6339 DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n");
6341 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
6344 static int intel_gen2_queue_flip(struct drm_device
*dev
,
6345 struct drm_crtc
*crtc
,
6346 struct drm_framebuffer
*fb
,
6347 struct drm_i915_gem_object
*obj
)
6349 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6350 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6352 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[RCS
];
6355 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
6359 ret
= intel_ring_begin(ring
, 6);
6363 /* Can't queue multiple flips, so wait for the previous
6364 * one to finish before executing the next.
6366 if (intel_crtc
->plane
)
6367 flip_mask
= MI_WAIT_FOR_PLANE_B_FLIP
;
6369 flip_mask
= MI_WAIT_FOR_PLANE_A_FLIP
;
6370 intel_ring_emit(ring
, MI_WAIT_FOR_EVENT
| flip_mask
);
6371 intel_ring_emit(ring
, MI_NOOP
);
6372 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
6373 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
6374 intel_ring_emit(ring
, fb
->pitches
[0]);
6375 intel_ring_emit(ring
, obj
->gtt_offset
+ intel_crtc
->dspaddr_offset
);
6376 intel_ring_emit(ring
, 0); /* aux display base address, unused */
6377 intel_ring_advance(ring
);
6381 intel_unpin_fb_obj(obj
);
6386 static int intel_gen3_queue_flip(struct drm_device
*dev
,
6387 struct drm_crtc
*crtc
,
6388 struct drm_framebuffer
*fb
,
6389 struct drm_i915_gem_object
*obj
)
6391 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6392 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6394 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[RCS
];
6397 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
6401 ret
= intel_ring_begin(ring
, 6);
6405 if (intel_crtc
->plane
)
6406 flip_mask
= MI_WAIT_FOR_PLANE_B_FLIP
;
6408 flip_mask
= MI_WAIT_FOR_PLANE_A_FLIP
;
6409 intel_ring_emit(ring
, MI_WAIT_FOR_EVENT
| flip_mask
);
6410 intel_ring_emit(ring
, MI_NOOP
);
6411 intel_ring_emit(ring
, MI_DISPLAY_FLIP_I915
|
6412 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
6413 intel_ring_emit(ring
, fb
->pitches
[0]);
6414 intel_ring_emit(ring
, obj
->gtt_offset
+ intel_crtc
->dspaddr_offset
);
6415 intel_ring_emit(ring
, MI_NOOP
);
6417 intel_ring_advance(ring
);
6421 intel_unpin_fb_obj(obj
);
6426 static int intel_gen4_queue_flip(struct drm_device
*dev
,
6427 struct drm_crtc
*crtc
,
6428 struct drm_framebuffer
*fb
,
6429 struct drm_i915_gem_object
*obj
)
6431 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6432 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6433 uint32_t pf
, pipesrc
;
6434 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[RCS
];
6437 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
6441 ret
= intel_ring_begin(ring
, 4);
6445 /* i965+ uses the linear or tiled offsets from the
6446 * Display Registers (which do not change across a page-flip)
6447 * so we need only reprogram the base address.
6449 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
6450 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
6451 intel_ring_emit(ring
, fb
->pitches
[0]);
6452 intel_ring_emit(ring
,
6453 (obj
->gtt_offset
+ intel_crtc
->dspaddr_offset
) |
6456 /* XXX Enabling the panel-fitter across page-flip is so far
6457 * untested on non-native modes, so ignore it for now.
6458 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
6461 pipesrc
= I915_READ(PIPESRC(intel_crtc
->pipe
)) & 0x0fff0fff;
6462 intel_ring_emit(ring
, pf
| pipesrc
);
6463 intel_ring_advance(ring
);
6467 intel_unpin_fb_obj(obj
);
6472 static int intel_gen6_queue_flip(struct drm_device
*dev
,
6473 struct drm_crtc
*crtc
,
6474 struct drm_framebuffer
*fb
,
6475 struct drm_i915_gem_object
*obj
)
6477 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6478 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6479 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[RCS
];
6480 uint32_t pf
, pipesrc
;
6483 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
6487 ret
= intel_ring_begin(ring
, 4);
6491 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
6492 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
6493 intel_ring_emit(ring
, fb
->pitches
[0] | obj
->tiling_mode
);
6494 intel_ring_emit(ring
, obj
->gtt_offset
+ intel_crtc
->dspaddr_offset
);
6496 /* Contrary to the suggestions in the documentation,
6497 * "Enable Panel Fitter" does not seem to be required when page
6498 * flipping with a non-native mode, and worse causes a normal
6500 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
6503 pipesrc
= I915_READ(PIPESRC(intel_crtc
->pipe
)) & 0x0fff0fff;
6504 intel_ring_emit(ring
, pf
| pipesrc
);
6505 intel_ring_advance(ring
);
6509 intel_unpin_fb_obj(obj
);
6515 * On gen7 we currently use the blit ring because (in early silicon at least)
6516 * the render ring doesn't give us interrpts for page flip completion, which
6517 * means clients will hang after the first flip is queued. Fortunately the
6518 * blit ring generates interrupts properly, so use it instead.
6520 static int intel_gen7_queue_flip(struct drm_device
*dev
,
6521 struct drm_crtc
*crtc
,
6522 struct drm_framebuffer
*fb
,
6523 struct drm_i915_gem_object
*obj
)
6525 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6526 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6527 struct intel_ring_buffer
*ring
= &dev_priv
->ring
[BCS
];
6528 uint32_t plane_bit
= 0;
6531 ret
= intel_pin_and_fence_fb_obj(dev
, obj
, ring
);
6535 switch(intel_crtc
->plane
) {
6537 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_A
;
6540 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_B
;
6543 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_C
;
6546 WARN_ONCE(1, "unknown plane in flip command\n");
6551 ret
= intel_ring_begin(ring
, 4);
6555 intel_ring_emit(ring
, MI_DISPLAY_FLIP_I915
| plane_bit
);
6556 intel_ring_emit(ring
, (fb
->pitches
[0] | obj
->tiling_mode
));
6557 intel_ring_emit(ring
, obj
->gtt_offset
+ intel_crtc
->dspaddr_offset
);
6558 intel_ring_emit(ring
, (MI_NOOP
));
6559 intel_ring_advance(ring
);
6563 intel_unpin_fb_obj(obj
);
6568 static int intel_default_queue_flip(struct drm_device
*dev
,
6569 struct drm_crtc
*crtc
,
6570 struct drm_framebuffer
*fb
,
6571 struct drm_i915_gem_object
*obj
)
6576 static int intel_crtc_page_flip(struct drm_crtc
*crtc
,
6577 struct drm_framebuffer
*fb
,
6578 struct drm_pending_vblank_event
*event
)
6580 struct drm_device
*dev
= crtc
->dev
;
6581 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
6582 struct intel_framebuffer
*intel_fb
;
6583 struct drm_i915_gem_object
*obj
;
6584 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6585 struct intel_unpin_work
*work
;
6586 unsigned long flags
;
6589 /* Can't change pixel format via MI display flips. */
6590 if (fb
->pixel_format
!= crtc
->fb
->pixel_format
)
6594 * TILEOFF/LINOFF registers can't be changed via MI display flips.
6595 * Note that pitch changes could also affect these register.
6597 if (INTEL_INFO(dev
)->gen
> 3 &&
6598 (fb
->offsets
[0] != crtc
->fb
->offsets
[0] ||
6599 fb
->pitches
[0] != crtc
->fb
->pitches
[0]))
6602 work
= kzalloc(sizeof *work
, GFP_KERNEL
);
6606 work
->event
= event
;
6607 work
->dev
= crtc
->dev
;
6608 intel_fb
= to_intel_framebuffer(crtc
->fb
);
6609 work
->old_fb_obj
= intel_fb
->obj
;
6610 INIT_WORK(&work
->work
, intel_unpin_work_fn
);
6612 ret
= drm_vblank_get(dev
, intel_crtc
->pipe
);
6616 /* We borrow the event spin lock for protecting unpin_work */
6617 spin_lock_irqsave(&dev
->event_lock
, flags
);
6618 if (intel_crtc
->unpin_work
) {
6619 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
6621 drm_vblank_put(dev
, intel_crtc
->pipe
);
6623 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
6626 intel_crtc
->unpin_work
= work
;
6627 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
6629 intel_fb
= to_intel_framebuffer(fb
);
6630 obj
= intel_fb
->obj
;
6632 ret
= i915_mutex_lock_interruptible(dev
);
6636 /* Reference the objects for the scheduled work. */
6637 drm_gem_object_reference(&work
->old_fb_obj
->base
);
6638 drm_gem_object_reference(&obj
->base
);
6642 work
->pending_flip_obj
= obj
;
6644 work
->enable_stall_check
= true;
6646 /* Block clients from rendering to the new back buffer until
6647 * the flip occurs and the object is no longer visible.
6649 atomic_add(1 << intel_crtc
->plane
, &work
->old_fb_obj
->pending_flip
);
6651 ret
= dev_priv
->display
.queue_flip(dev
, crtc
, fb
, obj
);
6653 goto cleanup_pending
;
6655 intel_disable_fbc(dev
);
6656 intel_mark_fb_busy(obj
);
6657 mutex_unlock(&dev
->struct_mutex
);
6659 trace_i915_flip_request(intel_crtc
->plane
, obj
);
6664 atomic_sub(1 << intel_crtc
->plane
, &work
->old_fb_obj
->pending_flip
);
6665 drm_gem_object_unreference(&work
->old_fb_obj
->base
);
6666 drm_gem_object_unreference(&obj
->base
);
6667 mutex_unlock(&dev
->struct_mutex
);
6670 spin_lock_irqsave(&dev
->event_lock
, flags
);
6671 intel_crtc
->unpin_work
= NULL
;
6672 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
6674 drm_vblank_put(dev
, intel_crtc
->pipe
);
6681 static struct drm_crtc_helper_funcs intel_helper_funcs
= {
6682 .mode_set_base_atomic
= intel_pipe_set_base_atomic
,
6683 .load_lut
= intel_crtc_load_lut
,
6684 .disable
= intel_crtc_noop
,
6687 bool intel_encoder_check_is_cloned(struct intel_encoder
*encoder
)
6689 struct intel_encoder
*other_encoder
;
6690 struct drm_crtc
*crtc
= &encoder
->new_crtc
->base
;
6695 list_for_each_entry(other_encoder
,
6696 &crtc
->dev
->mode_config
.encoder_list
,
6699 if (&other_encoder
->new_crtc
->base
!= crtc
||
6700 encoder
== other_encoder
)
6709 static bool intel_encoder_crtc_ok(struct drm_encoder
*encoder
,
6710 struct drm_crtc
*crtc
)
6712 struct drm_device
*dev
;
6713 struct drm_crtc
*tmp
;
6716 WARN(!crtc
, "checking null crtc?\n");
6720 list_for_each_entry(tmp
, &dev
->mode_config
.crtc_list
, head
) {
6726 if (encoder
->possible_crtcs
& crtc_mask
)
6732 * intel_modeset_update_staged_output_state
6734 * Updates the staged output configuration state, e.g. after we've read out the
6737 static void intel_modeset_update_staged_output_state(struct drm_device
*dev
)
6739 struct intel_encoder
*encoder
;
6740 struct intel_connector
*connector
;
6742 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
6744 connector
->new_encoder
=
6745 to_intel_encoder(connector
->base
.encoder
);
6748 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
6751 to_intel_crtc(encoder
->base
.crtc
);
6756 * intel_modeset_commit_output_state
6758 * This function copies the stage display pipe configuration to the real one.
6760 static void intel_modeset_commit_output_state(struct drm_device
*dev
)
6762 struct intel_encoder
*encoder
;
6763 struct intel_connector
*connector
;
6765 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
6767 connector
->base
.encoder
= &connector
->new_encoder
->base
;
6770 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
6772 encoder
->base
.crtc
= &encoder
->new_crtc
->base
;
6776 static struct drm_display_mode
*
6777 intel_modeset_adjusted_mode(struct drm_crtc
*crtc
,
6778 struct drm_display_mode
*mode
)
6780 struct drm_device
*dev
= crtc
->dev
;
6781 struct drm_display_mode
*adjusted_mode
;
6782 struct drm_encoder_helper_funcs
*encoder_funcs
;
6783 struct intel_encoder
*encoder
;
6785 adjusted_mode
= drm_mode_duplicate(dev
, mode
);
6787 return ERR_PTR(-ENOMEM
);
6789 /* Pass our mode to the connectors and the CRTC to give them a chance to
6790 * adjust it according to limitations or connector properties, and also
6791 * a chance to reject the mode entirely.
6793 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
6796 if (&encoder
->new_crtc
->base
!= crtc
)
6798 encoder_funcs
= encoder
->base
.helper_private
;
6799 if (!(encoder_funcs
->mode_fixup(&encoder
->base
, mode
,
6801 DRM_DEBUG_KMS("Encoder fixup failed\n");
6806 if (!(intel_crtc_mode_fixup(crtc
, mode
, adjusted_mode
))) {
6807 DRM_DEBUG_KMS("CRTC fixup failed\n");
6810 DRM_DEBUG_KMS("[CRTC:%d]\n", crtc
->base
.id
);
6812 return adjusted_mode
;
6814 drm_mode_destroy(dev
, adjusted_mode
);
6815 return ERR_PTR(-EINVAL
);
6818 /* Computes which crtcs are affected and sets the relevant bits in the mask. For
6819 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
6821 intel_modeset_affected_pipes(struct drm_crtc
*crtc
, unsigned *modeset_pipes
,
6822 unsigned *prepare_pipes
, unsigned *disable_pipes
)
6824 struct intel_crtc
*intel_crtc
;
6825 struct drm_device
*dev
= crtc
->dev
;
6826 struct intel_encoder
*encoder
;
6827 struct intel_connector
*connector
;
6828 struct drm_crtc
*tmp_crtc
;
6830 *disable_pipes
= *modeset_pipes
= *prepare_pipes
= 0;
6832 /* Check which crtcs have changed outputs connected to them, these need
6833 * to be part of the prepare_pipes mask. We don't (yet) support global
6834 * modeset across multiple crtcs, so modeset_pipes will only have one
6835 * bit set at most. */
6836 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
6838 if (connector
->base
.encoder
== &connector
->new_encoder
->base
)
6841 if (connector
->base
.encoder
) {
6842 tmp_crtc
= connector
->base
.encoder
->crtc
;
6844 *prepare_pipes
|= 1 << to_intel_crtc(tmp_crtc
)->pipe
;
6847 if (connector
->new_encoder
)
6849 1 << connector
->new_encoder
->new_crtc
->pipe
;
6852 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
6854 if (encoder
->base
.crtc
== &encoder
->new_crtc
->base
)
6857 if (encoder
->base
.crtc
) {
6858 tmp_crtc
= encoder
->base
.crtc
;
6860 *prepare_pipes
|= 1 << to_intel_crtc(tmp_crtc
)->pipe
;
6863 if (encoder
->new_crtc
)
6864 *prepare_pipes
|= 1 << encoder
->new_crtc
->pipe
;
6867 /* Check for any pipes that will be fully disabled ... */
6868 list_for_each_entry(intel_crtc
, &dev
->mode_config
.crtc_list
,
6872 /* Don't try to disable disabled crtcs. */
6873 if (!intel_crtc
->base
.enabled
)
6876 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
6878 if (encoder
->new_crtc
== intel_crtc
)
6883 *disable_pipes
|= 1 << intel_crtc
->pipe
;
6887 /* set_mode is also used to update properties on life display pipes. */
6888 intel_crtc
= to_intel_crtc(crtc
);
6890 *prepare_pipes
|= 1 << intel_crtc
->pipe
;
6892 /* We only support modeset on one single crtc, hence we need to do that
6893 * only for the passed in crtc iff we change anything else than just
6896 * This is actually not true, to be fully compatible with the old crtc
6897 * helper we automatically disable _any_ output (i.e. doesn't need to be
6898 * connected to the crtc we're modesetting on) if it's disconnected.
6899 * Which is a rather nutty api (since changed the output configuration
6900 * without userspace's explicit request can lead to confusion), but
6901 * alas. Hence we currently need to modeset on all pipes we prepare. */
6903 *modeset_pipes
= *prepare_pipes
;
6905 /* ... and mask these out. */
6906 *modeset_pipes
&= ~(*disable_pipes
);
6907 *prepare_pipes
&= ~(*disable_pipes
);
6910 static bool intel_crtc_in_use(struct drm_crtc
*crtc
)
6912 struct drm_encoder
*encoder
;
6913 struct drm_device
*dev
= crtc
->dev
;
6915 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, head
)
6916 if (encoder
->crtc
== crtc
)
6923 intel_modeset_update_state(struct drm_device
*dev
, unsigned prepare_pipes
)
6925 struct intel_encoder
*intel_encoder
;
6926 struct intel_crtc
*intel_crtc
;
6927 struct drm_connector
*connector
;
6929 list_for_each_entry(intel_encoder
, &dev
->mode_config
.encoder_list
,
6931 if (!intel_encoder
->base
.crtc
)
6934 intel_crtc
= to_intel_crtc(intel_encoder
->base
.crtc
);
6936 if (prepare_pipes
& (1 << intel_crtc
->pipe
))
6937 intel_encoder
->connectors_active
= false;
6940 intel_modeset_commit_output_state(dev
);
6942 /* Update computed state. */
6943 list_for_each_entry(intel_crtc
, &dev
->mode_config
.crtc_list
,
6945 intel_crtc
->base
.enabled
= intel_crtc_in_use(&intel_crtc
->base
);
6948 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
6949 if (!connector
->encoder
|| !connector
->encoder
->crtc
)
6952 intel_crtc
= to_intel_crtc(connector
->encoder
->crtc
);
6954 if (prepare_pipes
& (1 << intel_crtc
->pipe
)) {
6955 struct drm_property
*dpms_property
=
6956 dev
->mode_config
.dpms_property
;
6958 connector
->dpms
= DRM_MODE_DPMS_ON
;
6959 drm_connector_property_set_value(connector
,
6963 intel_encoder
= to_intel_encoder(connector
->encoder
);
6964 intel_encoder
->connectors_active
= true;
6970 #define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
6971 list_for_each_entry((intel_crtc), \
6972 &(dev)->mode_config.crtc_list, \
6974 if (mask & (1 <<(intel_crtc)->pipe)) \
6977 intel_modeset_check_state(struct drm_device
*dev
)
6979 struct intel_crtc
*crtc
;
6980 struct intel_encoder
*encoder
;
6981 struct intel_connector
*connector
;
6983 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
6985 /* This also checks the encoder/connector hw state with the
6986 * ->get_hw_state callbacks. */
6987 intel_connector_check_state(connector
);
6989 WARN(&connector
->new_encoder
->base
!= connector
->base
.encoder
,
6990 "connector's staged encoder doesn't match current encoder\n");
6993 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
6995 bool enabled
= false;
6996 bool active
= false;
6997 enum pipe pipe
, tracked_pipe
;
6999 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
7000 encoder
->base
.base
.id
,
7001 drm_get_encoder_name(&encoder
->base
));
7003 WARN(&encoder
->new_crtc
->base
!= encoder
->base
.crtc
,
7004 "encoder's stage crtc doesn't match current crtc\n");
7005 WARN(encoder
->connectors_active
&& !encoder
->base
.crtc
,
7006 "encoder's active_connectors set, but no crtc\n");
7008 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
7010 if (connector
->base
.encoder
!= &encoder
->base
)
7013 if (connector
->base
.dpms
!= DRM_MODE_DPMS_OFF
)
7016 WARN(!!encoder
->base
.crtc
!= enabled
,
7017 "encoder's enabled state mismatch "
7018 "(expected %i, found %i)\n",
7019 !!encoder
->base
.crtc
, enabled
);
7020 WARN(active
&& !encoder
->base
.crtc
,
7021 "active encoder with no crtc\n");
7023 WARN(encoder
->connectors_active
!= active
,
7024 "encoder's computed active state doesn't match tracked active state "
7025 "(expected %i, found %i)\n", active
, encoder
->connectors_active
);
7027 active
= encoder
->get_hw_state(encoder
, &pipe
);
7028 WARN(active
!= encoder
->connectors_active
,
7029 "encoder's hw state doesn't match sw tracking "
7030 "(expected %i, found %i)\n",
7031 encoder
->connectors_active
, active
);
7033 if (!encoder
->base
.crtc
)
7036 tracked_pipe
= to_intel_crtc(encoder
->base
.crtc
)->pipe
;
7037 WARN(active
&& pipe
!= tracked_pipe
,
7038 "active encoder's pipe doesn't match"
7039 "(expected %i, found %i)\n",
7040 tracked_pipe
, pipe
);
7044 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
,
7046 bool enabled
= false;
7047 bool active
= false;
7049 DRM_DEBUG_KMS("[CRTC:%d]\n",
7050 crtc
->base
.base
.id
);
7052 WARN(crtc
->active
&& !crtc
->base
.enabled
,
7053 "active crtc, but not enabled in sw tracking\n");
7055 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
7057 if (encoder
->base
.crtc
!= &crtc
->base
)
7060 if (encoder
->connectors_active
)
7063 WARN(active
!= crtc
->active
,
7064 "crtc's computed active state doesn't match tracked active state "
7065 "(expected %i, found %i)\n", active
, crtc
->active
);
7066 WARN(enabled
!= crtc
->base
.enabled
,
7067 "crtc's computed enabled state doesn't match tracked enabled state "
7068 "(expected %i, found %i)\n", enabled
, crtc
->base
.enabled
);
7070 assert_pipe(dev
->dev_private
, crtc
->pipe
, crtc
->active
);
7074 bool intel_set_mode(struct drm_crtc
*crtc
,
7075 struct drm_display_mode
*mode
,
7076 int x
, int y
, struct drm_framebuffer
*fb
)
7078 struct drm_device
*dev
= crtc
->dev
;
7079 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
7080 struct drm_display_mode
*adjusted_mode
, saved_mode
, saved_hwmode
;
7081 struct drm_encoder_helper_funcs
*encoder_funcs
;
7082 struct drm_encoder
*encoder
;
7083 struct intel_crtc
*intel_crtc
;
7084 unsigned disable_pipes
, prepare_pipes
, modeset_pipes
;
7087 intel_modeset_affected_pipes(crtc
, &modeset_pipes
,
7088 &prepare_pipes
, &disable_pipes
);
7090 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
7091 modeset_pipes
, prepare_pipes
, disable_pipes
);
7093 for_each_intel_crtc_masked(dev
, disable_pipes
, intel_crtc
)
7094 intel_crtc_disable(&intel_crtc
->base
);
7096 saved_hwmode
= crtc
->hwmode
;
7097 saved_mode
= crtc
->mode
;
7099 /* Hack: Because we don't (yet) support global modeset on multiple
7100 * crtcs, we don't keep track of the new mode for more than one crtc.
7101 * Hence simply check whether any bit is set in modeset_pipes in all the
7102 * pieces of code that are not yet converted to deal with mutliple crtcs
7103 * changing their mode at the same time. */
7104 adjusted_mode
= NULL
;
7105 if (modeset_pipes
) {
7106 adjusted_mode
= intel_modeset_adjusted_mode(crtc
, mode
);
7107 if (IS_ERR(adjusted_mode
)) {
7112 for_each_intel_crtc_masked(dev
, prepare_pipes
, intel_crtc
) {
7113 if (intel_crtc
->base
.enabled
)
7114 dev_priv
->display
.crtc_disable(&intel_crtc
->base
);
7117 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
7118 * to set it here already despite that we pass it down the callchain.
7123 /* Only after disabling all output pipelines that will be changed can we
7124 * update the the output configuration. */
7125 intel_modeset_update_state(dev
, prepare_pipes
);
7127 /* Set up the DPLL and any encoders state that needs to adjust or depend
7130 for_each_intel_crtc_masked(dev
, modeset_pipes
, intel_crtc
) {
7131 ret
= !intel_crtc_mode_set(&intel_crtc
->base
,
7132 mode
, adjusted_mode
,
7137 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, head
) {
7139 if (encoder
->crtc
!= &intel_crtc
->base
)
7142 DRM_DEBUG_KMS("[ENCODER:%d:%s] set [MODE:%d:%s]\n",
7143 encoder
->base
.id
, drm_get_encoder_name(encoder
),
7144 mode
->base
.id
, mode
->name
);
7145 encoder_funcs
= encoder
->helper_private
;
7146 encoder_funcs
->mode_set(encoder
, mode
, adjusted_mode
);
7150 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
7151 for_each_intel_crtc_masked(dev
, prepare_pipes
, intel_crtc
)
7152 dev_priv
->display
.crtc_enable(&intel_crtc
->base
);
7154 if (modeset_pipes
) {
7155 /* Store real post-adjustment hardware mode. */
7156 crtc
->hwmode
= *adjusted_mode
;
7158 /* Calculate and store various constants which
7159 * are later needed by vblank and swap-completion
7160 * timestamping. They are derived from true hwmode.
7162 drm_calc_timestamping_constants(crtc
);
7165 /* FIXME: add subpixel order */
7167 drm_mode_destroy(dev
, adjusted_mode
);
7168 if (!ret
&& crtc
->enabled
) {
7169 crtc
->hwmode
= saved_hwmode
;
7170 crtc
->mode
= saved_mode
;
7172 intel_modeset_check_state(dev
);
7178 #undef for_each_intel_crtc_masked
7180 static void intel_set_config_free(struct intel_set_config
*config
)
7185 kfree(config
->save_connector_encoders
);
7186 kfree(config
->save_encoder_crtcs
);
7190 static int intel_set_config_save_state(struct drm_device
*dev
,
7191 struct intel_set_config
*config
)
7193 struct drm_encoder
*encoder
;
7194 struct drm_connector
*connector
;
7197 config
->save_encoder_crtcs
=
7198 kcalloc(dev
->mode_config
.num_encoder
,
7199 sizeof(struct drm_crtc
*), GFP_KERNEL
);
7200 if (!config
->save_encoder_crtcs
)
7203 config
->save_connector_encoders
=
7204 kcalloc(dev
->mode_config
.num_connector
,
7205 sizeof(struct drm_encoder
*), GFP_KERNEL
);
7206 if (!config
->save_connector_encoders
)
7209 /* Copy data. Note that driver private data is not affected.
7210 * Should anything bad happen only the expected state is
7211 * restored, not the drivers personal bookkeeping.
7214 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, head
) {
7215 config
->save_encoder_crtcs
[count
++] = encoder
->crtc
;
7219 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
7220 config
->save_connector_encoders
[count
++] = connector
->encoder
;
7226 static void intel_set_config_restore_state(struct drm_device
*dev
,
7227 struct intel_set_config
*config
)
7229 struct intel_encoder
*encoder
;
7230 struct intel_connector
*connector
;
7234 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, base
.head
) {
7236 to_intel_crtc(config
->save_encoder_crtcs
[count
++]);
7240 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, base
.head
) {
7241 connector
->new_encoder
=
7242 to_intel_encoder(config
->save_connector_encoders
[count
++]);
7247 intel_set_config_compute_mode_changes(struct drm_mode_set
*set
,
7248 struct intel_set_config
*config
)
7251 /* We should be able to check here if the fb has the same properties
7252 * and then just flip_or_move it */
7253 if (set
->crtc
->fb
!= set
->fb
) {
7254 /* If we have no fb then treat it as a full mode set */
7255 if (set
->crtc
->fb
== NULL
) {
7256 DRM_DEBUG_KMS("crtc has no fb, full mode set\n");
7257 config
->mode_changed
= true;
7258 } else if (set
->fb
== NULL
) {
7259 config
->mode_changed
= true;
7260 } else if (set
->fb
->depth
!= set
->crtc
->fb
->depth
) {
7261 config
->mode_changed
= true;
7262 } else if (set
->fb
->bits_per_pixel
!=
7263 set
->crtc
->fb
->bits_per_pixel
) {
7264 config
->mode_changed
= true;
7266 config
->fb_changed
= true;
7269 if (set
->fb
&& (set
->x
!= set
->crtc
->x
|| set
->y
!= set
->crtc
->y
))
7270 config
->fb_changed
= true;
7272 if (set
->mode
&& !drm_mode_equal(set
->mode
, &set
->crtc
->mode
)) {
7273 DRM_DEBUG_KMS("modes are different, full mode set\n");
7274 drm_mode_debug_printmodeline(&set
->crtc
->mode
);
7275 drm_mode_debug_printmodeline(set
->mode
);
7276 config
->mode_changed
= true;
7281 intel_modeset_stage_output_state(struct drm_device
*dev
,
7282 struct drm_mode_set
*set
,
7283 struct intel_set_config
*config
)
7285 struct drm_crtc
*new_crtc
;
7286 struct intel_connector
*connector
;
7287 struct intel_encoder
*encoder
;
7290 /* The upper layers ensure that we either disabl a crtc or have a list
7291 * of connectors. For paranoia, double-check this. */
7292 WARN_ON(!set
->fb
&& (set
->num_connectors
!= 0));
7293 WARN_ON(set
->fb
&& (set
->num_connectors
== 0));
7296 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
7298 /* Otherwise traverse passed in connector list and get encoders
7300 for (ro
= 0; ro
< set
->num_connectors
; ro
++) {
7301 if (set
->connectors
[ro
] == &connector
->base
) {
7302 connector
->new_encoder
= connector
->encoder
;
7307 /* If we disable the crtc, disable all its connectors. Also, if
7308 * the connector is on the changing crtc but not on the new
7309 * connector list, disable it. */
7310 if ((!set
->fb
|| ro
== set
->num_connectors
) &&
7311 connector
->base
.encoder
&&
7312 connector
->base
.encoder
->crtc
== set
->crtc
) {
7313 connector
->new_encoder
= NULL
;
7315 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
7316 connector
->base
.base
.id
,
7317 drm_get_connector_name(&connector
->base
));
7321 if (&connector
->new_encoder
->base
!= connector
->base
.encoder
) {
7322 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
7323 config
->mode_changed
= true;
7326 /* Disable all disconnected encoders. */
7327 if (connector
->base
.status
== connector_status_disconnected
)
7328 connector
->new_encoder
= NULL
;
7330 /* connector->new_encoder is now updated for all connectors. */
7332 /* Update crtc of enabled connectors. */
7334 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
7336 if (!connector
->new_encoder
)
7339 new_crtc
= connector
->new_encoder
->base
.crtc
;
7341 for (ro
= 0; ro
< set
->num_connectors
; ro
++) {
7342 if (set
->connectors
[ro
] == &connector
->base
)
7343 new_crtc
= set
->crtc
;
7346 /* Make sure the new CRTC will work with the encoder */
7347 if (!intel_encoder_crtc_ok(&connector
->new_encoder
->base
,
7351 connector
->encoder
->new_crtc
= to_intel_crtc(new_crtc
);
7353 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
7354 connector
->base
.base
.id
,
7355 drm_get_connector_name(&connector
->base
),
7359 /* Check for any encoders that needs to be disabled. */
7360 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
7362 list_for_each_entry(connector
,
7363 &dev
->mode_config
.connector_list
,
7365 if (connector
->new_encoder
== encoder
) {
7366 WARN_ON(!connector
->new_encoder
->new_crtc
);
7371 encoder
->new_crtc
= NULL
;
7373 /* Only now check for crtc changes so we don't miss encoders
7374 * that will be disabled. */
7375 if (&encoder
->new_crtc
->base
!= encoder
->base
.crtc
) {
7376 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
7377 config
->mode_changed
= true;
7380 /* Now we've also updated encoder->new_crtc for all encoders. */
7385 static int intel_crtc_set_config(struct drm_mode_set
*set
)
7387 struct drm_device
*dev
;
7388 struct drm_mode_set save_set
;
7389 struct intel_set_config
*config
;
7394 BUG_ON(!set
->crtc
->helper_private
);
7399 /* The fb helper likes to play gross jokes with ->mode_set_config.
7400 * Unfortunately the crtc helper doesn't do much at all for this case,
7401 * so we have to cope with this madness until the fb helper is fixed up. */
7402 if (set
->fb
&& set
->num_connectors
== 0)
7406 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
7407 set
->crtc
->base
.id
, set
->fb
->base
.id
,
7408 (int)set
->num_connectors
, set
->x
, set
->y
);
7410 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set
->crtc
->base
.id
);
7413 dev
= set
->crtc
->dev
;
7416 config
= kzalloc(sizeof(*config
), GFP_KERNEL
);
7420 ret
= intel_set_config_save_state(dev
, config
);
7424 save_set
.crtc
= set
->crtc
;
7425 save_set
.mode
= &set
->crtc
->mode
;
7426 save_set
.x
= set
->crtc
->x
;
7427 save_set
.y
= set
->crtc
->y
;
7428 save_set
.fb
= set
->crtc
->fb
;
7430 /* Compute whether we need a full modeset, only an fb base update or no
7431 * change at all. In the future we might also check whether only the
7432 * mode changed, e.g. for LVDS where we only change the panel fitter in
7434 intel_set_config_compute_mode_changes(set
, config
);
7436 ret
= intel_modeset_stage_output_state(dev
, set
, config
);
7440 if (config
->mode_changed
) {
7442 DRM_DEBUG_KMS("attempting to set mode from"
7444 drm_mode_debug_printmodeline(set
->mode
);
7447 if (!intel_set_mode(set
->crtc
, set
->mode
,
7448 set
->x
, set
->y
, set
->fb
)) {
7449 DRM_ERROR("failed to set mode on [CRTC:%d]\n",
7450 set
->crtc
->base
.id
);
7454 } else if (config
->fb_changed
) {
7455 ret
= intel_pipe_set_base(set
->crtc
,
7456 set
->x
, set
->y
, set
->fb
);
7459 intel_set_config_free(config
);
7464 intel_set_config_restore_state(dev
, config
);
7466 /* Try to restore the config */
7467 if (config
->mode_changed
&&
7468 !intel_set_mode(save_set
.crtc
, save_set
.mode
,
7469 save_set
.x
, save_set
.y
, save_set
.fb
))
7470 DRM_ERROR("failed to restore config after modeset failure\n");
7473 intel_set_config_free(config
);
7477 static const struct drm_crtc_funcs intel_crtc_funcs
= {
7478 .cursor_set
= intel_crtc_cursor_set
,
7479 .cursor_move
= intel_crtc_cursor_move
,
7480 .gamma_set
= intel_crtc_gamma_set
,
7481 .set_config
= intel_crtc_set_config
,
7482 .destroy
= intel_crtc_destroy
,
7483 .page_flip
= intel_crtc_page_flip
,
7486 static void intel_cpu_pll_init(struct drm_device
*dev
)
7488 if (IS_HASWELL(dev
))
7489 intel_ddi_pll_init(dev
);
7492 static void intel_pch_pll_init(struct drm_device
*dev
)
7494 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
7497 if (dev_priv
->num_pch_pll
== 0) {
7498 DRM_DEBUG_KMS("No PCH PLLs on this hardware, skipping initialisation\n");
7502 for (i
= 0; i
< dev_priv
->num_pch_pll
; i
++) {
7503 dev_priv
->pch_plls
[i
].pll_reg
= _PCH_DPLL(i
);
7504 dev_priv
->pch_plls
[i
].fp0_reg
= _PCH_FP0(i
);
7505 dev_priv
->pch_plls
[i
].fp1_reg
= _PCH_FP1(i
);
7509 static void intel_crtc_init(struct drm_device
*dev
, int pipe
)
7511 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
7512 struct intel_crtc
*intel_crtc
;
7515 intel_crtc
= kzalloc(sizeof(struct intel_crtc
) + (INTELFB_CONN_LIMIT
* sizeof(struct drm_connector
*)), GFP_KERNEL
);
7516 if (intel_crtc
== NULL
)
7519 drm_crtc_init(dev
, &intel_crtc
->base
, &intel_crtc_funcs
);
7521 drm_mode_crtc_set_gamma_size(&intel_crtc
->base
, 256);
7522 for (i
= 0; i
< 256; i
++) {
7523 intel_crtc
->lut_r
[i
] = i
;
7524 intel_crtc
->lut_g
[i
] = i
;
7525 intel_crtc
->lut_b
[i
] = i
;
7528 /* Swap pipes & planes for FBC on pre-965 */
7529 intel_crtc
->pipe
= pipe
;
7530 intel_crtc
->plane
= pipe
;
7531 if (IS_MOBILE(dev
) && IS_GEN3(dev
)) {
7532 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
7533 intel_crtc
->plane
= !pipe
;
7536 BUG_ON(pipe
>= ARRAY_SIZE(dev_priv
->plane_to_crtc_mapping
) ||
7537 dev_priv
->plane_to_crtc_mapping
[intel_crtc
->plane
] != NULL
);
7538 dev_priv
->plane_to_crtc_mapping
[intel_crtc
->plane
] = &intel_crtc
->base
;
7539 dev_priv
->pipe_to_crtc_mapping
[intel_crtc
->pipe
] = &intel_crtc
->base
;
7541 intel_crtc
->bpp
= 24; /* default for pre-Ironlake */
7543 drm_crtc_helper_add(&intel_crtc
->base
, &intel_helper_funcs
);
7546 int intel_get_pipe_from_crtc_id(struct drm_device
*dev
, void *data
,
7547 struct drm_file
*file
)
7549 struct drm_i915_get_pipe_from_crtc_id
*pipe_from_crtc_id
= data
;
7550 struct drm_mode_object
*drmmode_obj
;
7551 struct intel_crtc
*crtc
;
7553 if (!drm_core_check_feature(dev
, DRIVER_MODESET
))
7556 drmmode_obj
= drm_mode_object_find(dev
, pipe_from_crtc_id
->crtc_id
,
7557 DRM_MODE_OBJECT_CRTC
);
7560 DRM_ERROR("no such CRTC id\n");
7564 crtc
= to_intel_crtc(obj_to_crtc(drmmode_obj
));
7565 pipe_from_crtc_id
->pipe
= crtc
->pipe
;
7570 static int intel_encoder_clones(struct intel_encoder
*encoder
)
7572 struct drm_device
*dev
= encoder
->base
.dev
;
7573 struct intel_encoder
*source_encoder
;
7577 list_for_each_entry(source_encoder
,
7578 &dev
->mode_config
.encoder_list
, base
.head
) {
7580 if (encoder
== source_encoder
)
7581 index_mask
|= (1 << entry
);
7583 /* Intel hw has only one MUX where enocoders could be cloned. */
7584 if (encoder
->cloneable
&& source_encoder
->cloneable
)
7585 index_mask
|= (1 << entry
);
7593 static bool has_edp_a(struct drm_device
*dev
)
7595 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7597 if (!IS_MOBILE(dev
))
7600 if ((I915_READ(DP_A
) & DP_DETECTED
) == 0)
7604 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES
) & ILK_eDP_A_DISABLE
))
7610 static void intel_setup_outputs(struct drm_device
*dev
)
7612 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7613 struct intel_encoder
*encoder
;
7614 bool dpd_is_edp
= false;
7617 has_lvds
= intel_lvds_init(dev
);
7618 if (!has_lvds
&& !HAS_PCH_SPLIT(dev
)) {
7619 /* disable the panel fitter on everything but LVDS */
7620 I915_WRITE(PFIT_CONTROL
, 0);
7623 if (HAS_PCH_SPLIT(dev
)) {
7624 dpd_is_edp
= intel_dpd_is_edp(dev
);
7627 intel_dp_init(dev
, DP_A
, PORT_A
);
7629 if (dpd_is_edp
&& (I915_READ(PCH_DP_D
) & DP_DETECTED
))
7630 intel_dp_init(dev
, PCH_DP_D
, PORT_D
);
7633 intel_crt_init(dev
);
7635 if (IS_HASWELL(dev
)) {
7638 /* Haswell uses DDI functions to detect digital outputs */
7639 found
= I915_READ(DDI_BUF_CTL_A
) & DDI_INIT_DISPLAY_DETECTED
;
7640 /* DDI A only supports eDP */
7642 intel_ddi_init(dev
, PORT_A
);
7644 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
7646 found
= I915_READ(SFUSE_STRAP
);
7648 if (found
& SFUSE_STRAP_DDIB_DETECTED
)
7649 intel_ddi_init(dev
, PORT_B
);
7650 if (found
& SFUSE_STRAP_DDIC_DETECTED
)
7651 intel_ddi_init(dev
, PORT_C
);
7652 if (found
& SFUSE_STRAP_DDID_DETECTED
)
7653 intel_ddi_init(dev
, PORT_D
);
7654 } else if (HAS_PCH_SPLIT(dev
)) {
7657 if (I915_READ(HDMIB
) & PORT_DETECTED
) {
7658 /* PCH SDVOB multiplex with HDMIB */
7659 found
= intel_sdvo_init(dev
, PCH_SDVOB
, true);
7661 intel_hdmi_init(dev
, HDMIB
, PORT_B
);
7662 if (!found
&& (I915_READ(PCH_DP_B
) & DP_DETECTED
))
7663 intel_dp_init(dev
, PCH_DP_B
, PORT_B
);
7666 if (I915_READ(HDMIC
) & PORT_DETECTED
)
7667 intel_hdmi_init(dev
, HDMIC
, PORT_C
);
7669 if (!dpd_is_edp
&& I915_READ(HDMID
) & PORT_DETECTED
)
7670 intel_hdmi_init(dev
, HDMID
, PORT_D
);
7672 if (I915_READ(PCH_DP_C
) & DP_DETECTED
)
7673 intel_dp_init(dev
, PCH_DP_C
, PORT_C
);
7675 if (!dpd_is_edp
&& (I915_READ(PCH_DP_D
) & DP_DETECTED
))
7676 intel_dp_init(dev
, PCH_DP_D
, PORT_D
);
7677 } else if (IS_VALLEYVIEW(dev
)) {
7680 /* Check for built-in panel first. Shares lanes with HDMI on SDVOC */
7681 if (I915_READ(DP_C
) & DP_DETECTED
)
7682 intel_dp_init(dev
, DP_C
, PORT_C
);
7684 if (I915_READ(SDVOB
) & PORT_DETECTED
) {
7685 /* SDVOB multiplex with HDMIB */
7686 found
= intel_sdvo_init(dev
, SDVOB
, true);
7688 intel_hdmi_init(dev
, SDVOB
, PORT_B
);
7689 if (!found
&& (I915_READ(DP_B
) & DP_DETECTED
))
7690 intel_dp_init(dev
, DP_B
, PORT_B
);
7693 if (I915_READ(SDVOC
) & PORT_DETECTED
)
7694 intel_hdmi_init(dev
, SDVOC
, PORT_C
);
7696 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev
)) {
7699 if (I915_READ(SDVOB
) & SDVO_DETECTED
) {
7700 DRM_DEBUG_KMS("probing SDVOB\n");
7701 found
= intel_sdvo_init(dev
, SDVOB
, true);
7702 if (!found
&& SUPPORTS_INTEGRATED_HDMI(dev
)) {
7703 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
7704 intel_hdmi_init(dev
, SDVOB
, PORT_B
);
7707 if (!found
&& SUPPORTS_INTEGRATED_DP(dev
)) {
7708 DRM_DEBUG_KMS("probing DP_B\n");
7709 intel_dp_init(dev
, DP_B
, PORT_B
);
7713 /* Before G4X SDVOC doesn't have its own detect register */
7715 if (I915_READ(SDVOB
) & SDVO_DETECTED
) {
7716 DRM_DEBUG_KMS("probing SDVOC\n");
7717 found
= intel_sdvo_init(dev
, SDVOC
, false);
7720 if (!found
&& (I915_READ(SDVOC
) & SDVO_DETECTED
)) {
7722 if (SUPPORTS_INTEGRATED_HDMI(dev
)) {
7723 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
7724 intel_hdmi_init(dev
, SDVOC
, PORT_C
);
7726 if (SUPPORTS_INTEGRATED_DP(dev
)) {
7727 DRM_DEBUG_KMS("probing DP_C\n");
7728 intel_dp_init(dev
, DP_C
, PORT_C
);
7732 if (SUPPORTS_INTEGRATED_DP(dev
) &&
7733 (I915_READ(DP_D
) & DP_DETECTED
)) {
7734 DRM_DEBUG_KMS("probing DP_D\n");
7735 intel_dp_init(dev
, DP_D
, PORT_D
);
7737 } else if (IS_GEN2(dev
))
7738 intel_dvo_init(dev
);
7740 if (SUPPORTS_TV(dev
))
7743 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
, base
.head
) {
7744 encoder
->base
.possible_crtcs
= encoder
->crtc_mask
;
7745 encoder
->base
.possible_clones
=
7746 intel_encoder_clones(encoder
);
7749 if (HAS_PCH_IBX(dev
) || HAS_PCH_CPT(dev
))
7750 ironlake_init_pch_refclk(dev
);
7753 static void intel_user_framebuffer_destroy(struct drm_framebuffer
*fb
)
7755 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
7757 drm_framebuffer_cleanup(fb
);
7758 drm_gem_object_unreference_unlocked(&intel_fb
->obj
->base
);
7763 static int intel_user_framebuffer_create_handle(struct drm_framebuffer
*fb
,
7764 struct drm_file
*file
,
7765 unsigned int *handle
)
7767 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
7768 struct drm_i915_gem_object
*obj
= intel_fb
->obj
;
7770 return drm_gem_handle_create(file
, &obj
->base
, handle
);
7773 static const struct drm_framebuffer_funcs intel_fb_funcs
= {
7774 .destroy
= intel_user_framebuffer_destroy
,
7775 .create_handle
= intel_user_framebuffer_create_handle
,
7778 int intel_framebuffer_init(struct drm_device
*dev
,
7779 struct intel_framebuffer
*intel_fb
,
7780 struct drm_mode_fb_cmd2
*mode_cmd
,
7781 struct drm_i915_gem_object
*obj
)
7785 if (obj
->tiling_mode
== I915_TILING_Y
)
7788 if (mode_cmd
->pitches
[0] & 63)
7791 switch (mode_cmd
->pixel_format
) {
7792 case DRM_FORMAT_RGB332
:
7793 case DRM_FORMAT_RGB565
:
7794 case DRM_FORMAT_XRGB8888
:
7795 case DRM_FORMAT_XBGR8888
:
7796 case DRM_FORMAT_ARGB8888
:
7797 case DRM_FORMAT_XRGB2101010
:
7798 case DRM_FORMAT_ARGB2101010
:
7799 /* RGB formats are common across chipsets */
7801 case DRM_FORMAT_YUYV
:
7802 case DRM_FORMAT_UYVY
:
7803 case DRM_FORMAT_YVYU
:
7804 case DRM_FORMAT_VYUY
:
7807 DRM_DEBUG_KMS("unsupported pixel format %u\n",
7808 mode_cmd
->pixel_format
);
7812 ret
= drm_framebuffer_init(dev
, &intel_fb
->base
, &intel_fb_funcs
);
7814 DRM_ERROR("framebuffer init failed %d\n", ret
);
7818 drm_helper_mode_fill_fb_struct(&intel_fb
->base
, mode_cmd
);
7819 intel_fb
->obj
= obj
;
7823 static struct drm_framebuffer
*
7824 intel_user_framebuffer_create(struct drm_device
*dev
,
7825 struct drm_file
*filp
,
7826 struct drm_mode_fb_cmd2
*mode_cmd
)
7828 struct drm_i915_gem_object
*obj
;
7830 obj
= to_intel_bo(drm_gem_object_lookup(dev
, filp
,
7831 mode_cmd
->handles
[0]));
7832 if (&obj
->base
== NULL
)
7833 return ERR_PTR(-ENOENT
);
7835 return intel_framebuffer_create(dev
, mode_cmd
, obj
);
7838 static const struct drm_mode_config_funcs intel_mode_funcs
= {
7839 .fb_create
= intel_user_framebuffer_create
,
7840 .output_poll_changed
= intel_fb_output_poll_changed
,
7843 /* Set up chip specific display functions */
7844 static void intel_init_display(struct drm_device
*dev
)
7846 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7848 /* We always want a DPMS function */
7849 if (HAS_PCH_SPLIT(dev
)) {
7850 dev_priv
->display
.crtc_mode_set
= ironlake_crtc_mode_set
;
7851 dev_priv
->display
.crtc_enable
= ironlake_crtc_enable
;
7852 dev_priv
->display
.crtc_disable
= ironlake_crtc_disable
;
7853 dev_priv
->display
.off
= ironlake_crtc_off
;
7854 dev_priv
->display
.update_plane
= ironlake_update_plane
;
7856 dev_priv
->display
.crtc_mode_set
= i9xx_crtc_mode_set
;
7857 dev_priv
->display
.crtc_enable
= i9xx_crtc_enable
;
7858 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
7859 dev_priv
->display
.off
= i9xx_crtc_off
;
7860 dev_priv
->display
.update_plane
= i9xx_update_plane
;
7863 /* Returns the core display clock speed */
7864 if (IS_VALLEYVIEW(dev
))
7865 dev_priv
->display
.get_display_clock_speed
=
7866 valleyview_get_display_clock_speed
;
7867 else if (IS_I945G(dev
) || (IS_G33(dev
) && !IS_PINEVIEW_M(dev
)))
7868 dev_priv
->display
.get_display_clock_speed
=
7869 i945_get_display_clock_speed
;
7870 else if (IS_I915G(dev
))
7871 dev_priv
->display
.get_display_clock_speed
=
7872 i915_get_display_clock_speed
;
7873 else if (IS_I945GM(dev
) || IS_845G(dev
) || IS_PINEVIEW_M(dev
))
7874 dev_priv
->display
.get_display_clock_speed
=
7875 i9xx_misc_get_display_clock_speed
;
7876 else if (IS_I915GM(dev
))
7877 dev_priv
->display
.get_display_clock_speed
=
7878 i915gm_get_display_clock_speed
;
7879 else if (IS_I865G(dev
))
7880 dev_priv
->display
.get_display_clock_speed
=
7881 i865_get_display_clock_speed
;
7882 else if (IS_I85X(dev
))
7883 dev_priv
->display
.get_display_clock_speed
=
7884 i855_get_display_clock_speed
;
7886 dev_priv
->display
.get_display_clock_speed
=
7887 i830_get_display_clock_speed
;
7889 if (HAS_PCH_SPLIT(dev
)) {
7891 dev_priv
->display
.fdi_link_train
= ironlake_fdi_link_train
;
7892 dev_priv
->display
.write_eld
= ironlake_write_eld
;
7893 } else if (IS_GEN6(dev
)) {
7894 dev_priv
->display
.fdi_link_train
= gen6_fdi_link_train
;
7895 dev_priv
->display
.write_eld
= ironlake_write_eld
;
7896 } else if (IS_IVYBRIDGE(dev
)) {
7897 /* FIXME: detect B0+ stepping and use auto training */
7898 dev_priv
->display
.fdi_link_train
= ivb_manual_fdi_link_train
;
7899 dev_priv
->display
.write_eld
= ironlake_write_eld
;
7900 } else if (IS_HASWELL(dev
)) {
7901 dev_priv
->display
.fdi_link_train
= hsw_fdi_link_train
;
7902 dev_priv
->display
.write_eld
= haswell_write_eld
;
7904 dev_priv
->display
.update_wm
= NULL
;
7905 } else if (IS_G4X(dev
)) {
7906 dev_priv
->display
.write_eld
= g4x_write_eld
;
7909 /* Default just returns -ENODEV to indicate unsupported */
7910 dev_priv
->display
.queue_flip
= intel_default_queue_flip
;
7912 switch (INTEL_INFO(dev
)->gen
) {
7914 dev_priv
->display
.queue_flip
= intel_gen2_queue_flip
;
7918 dev_priv
->display
.queue_flip
= intel_gen3_queue_flip
;
7923 dev_priv
->display
.queue_flip
= intel_gen4_queue_flip
;
7927 dev_priv
->display
.queue_flip
= intel_gen6_queue_flip
;
7930 dev_priv
->display
.queue_flip
= intel_gen7_queue_flip
;
7936 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
7937 * resume, or other times. This quirk makes sure that's the case for
7940 static void quirk_pipea_force(struct drm_device
*dev
)
7942 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7944 dev_priv
->quirks
|= QUIRK_PIPEA_FORCE
;
7945 DRM_INFO("applying pipe a force quirk\n");
7949 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
7951 static void quirk_ssc_force_disable(struct drm_device
*dev
)
7953 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7954 dev_priv
->quirks
|= QUIRK_LVDS_SSC_DISABLE
;
7955 DRM_INFO("applying lvds SSC disable quirk\n");
7959 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
7962 static void quirk_invert_brightness(struct drm_device
*dev
)
7964 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
7965 dev_priv
->quirks
|= QUIRK_INVERT_BRIGHTNESS
;
7966 DRM_INFO("applying inverted panel brightness quirk\n");
7969 struct intel_quirk
{
7971 int subsystem_vendor
;
7972 int subsystem_device
;
7973 void (*hook
)(struct drm_device
*dev
);
7976 static struct intel_quirk intel_quirks
[] = {
7977 /* HP Mini needs pipe A force quirk (LP: #322104) */
7978 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force
},
7980 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
7981 { 0x2592, 0x1179, 0x0001, quirk_pipea_force
},
7983 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
7984 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force
},
7986 /* 855 & before need to leave pipe A & dpll A up */
7987 { 0x3582, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipea_force
},
7988 { 0x2562, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipea_force
},
7989 { 0x3577, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipea_force
},
7991 /* Lenovo U160 cannot use SSC on LVDS */
7992 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable
},
7994 /* Sony Vaio Y cannot use SSC on LVDS */
7995 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable
},
7997 /* Acer Aspire 5734Z must invert backlight brightness */
7998 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness
},
8001 static void intel_init_quirks(struct drm_device
*dev
)
8003 struct pci_dev
*d
= dev
->pdev
;
8006 for (i
= 0; i
< ARRAY_SIZE(intel_quirks
); i
++) {
8007 struct intel_quirk
*q
= &intel_quirks
[i
];
8009 if (d
->device
== q
->device
&&
8010 (d
->subsystem_vendor
== q
->subsystem_vendor
||
8011 q
->subsystem_vendor
== PCI_ANY_ID
) &&
8012 (d
->subsystem_device
== q
->subsystem_device
||
8013 q
->subsystem_device
== PCI_ANY_ID
))
8018 /* Disable the VGA plane that we never use */
8019 static void i915_disable_vga(struct drm_device
*dev
)
8021 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8025 if (HAS_PCH_SPLIT(dev
))
8026 vga_reg
= CPU_VGACNTRL
;
8030 vga_get_uninterruptible(dev
->pdev
, VGA_RSRC_LEGACY_IO
);
8031 outb(SR01
, VGA_SR_INDEX
);
8032 sr1
= inb(VGA_SR_DATA
);
8033 outb(sr1
| 1<<5, VGA_SR_DATA
);
8034 vga_put(dev
->pdev
, VGA_RSRC_LEGACY_IO
);
8037 I915_WRITE(vga_reg
, VGA_DISP_DISABLE
);
8038 POSTING_READ(vga_reg
);
8041 void intel_modeset_init_hw(struct drm_device
*dev
)
8043 /* We attempt to init the necessary power wells early in the initialization
8044 * time, so the subsystems that expect power to be enabled can work.
8046 intel_init_power_wells(dev
);
8048 intel_prepare_ddi(dev
);
8050 intel_init_clock_gating(dev
);
8052 mutex_lock(&dev
->struct_mutex
);
8053 intel_enable_gt_powersave(dev
);
8054 mutex_unlock(&dev
->struct_mutex
);
8057 void intel_modeset_init(struct drm_device
*dev
)
8059 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8062 drm_mode_config_init(dev
);
8064 dev
->mode_config
.min_width
= 0;
8065 dev
->mode_config
.min_height
= 0;
8067 dev
->mode_config
.preferred_depth
= 24;
8068 dev
->mode_config
.prefer_shadow
= 1;
8070 dev
->mode_config
.funcs
= &intel_mode_funcs
;
8072 intel_init_quirks(dev
);
8076 intel_init_display(dev
);
8079 dev
->mode_config
.max_width
= 2048;
8080 dev
->mode_config
.max_height
= 2048;
8081 } else if (IS_GEN3(dev
)) {
8082 dev
->mode_config
.max_width
= 4096;
8083 dev
->mode_config
.max_height
= 4096;
8085 dev
->mode_config
.max_width
= 8192;
8086 dev
->mode_config
.max_height
= 8192;
8088 dev
->mode_config
.fb_base
= dev_priv
->mm
.gtt_base_addr
;
8090 DRM_DEBUG_KMS("%d display pipe%s available.\n",
8091 dev_priv
->num_pipe
, dev_priv
->num_pipe
> 1 ? "s" : "");
8093 for (i
= 0; i
< dev_priv
->num_pipe
; i
++) {
8094 intel_crtc_init(dev
, i
);
8095 ret
= intel_plane_init(dev
, i
);
8097 DRM_DEBUG_KMS("plane %d init failed: %d\n", i
, ret
);
8100 intel_cpu_pll_init(dev
);
8101 intel_pch_pll_init(dev
);
8103 /* Just disable it once at startup */
8104 i915_disable_vga(dev
);
8105 intel_setup_outputs(dev
);
8109 intel_connector_break_all_links(struct intel_connector
*connector
)
8111 connector
->base
.dpms
= DRM_MODE_DPMS_OFF
;
8112 connector
->base
.encoder
= NULL
;
8113 connector
->encoder
->connectors_active
= false;
8114 connector
->encoder
->base
.crtc
= NULL
;
8117 static void intel_enable_pipe_a(struct drm_device
*dev
)
8119 struct intel_connector
*connector
;
8120 struct drm_connector
*crt
= NULL
;
8121 struct intel_load_detect_pipe load_detect_temp
;
8123 /* We can't just switch on the pipe A, we need to set things up with a
8124 * proper mode and output configuration. As a gross hack, enable pipe A
8125 * by enabling the load detect pipe once. */
8126 list_for_each_entry(connector
,
8127 &dev
->mode_config
.connector_list
,
8129 if (connector
->encoder
->type
== INTEL_OUTPUT_ANALOG
) {
8130 crt
= &connector
->base
;
8138 if (intel_get_load_detect_pipe(crt
, NULL
, &load_detect_temp
))
8139 intel_release_load_detect_pipe(crt
, &load_detect_temp
);
8144 static void intel_sanitize_crtc(struct intel_crtc
*crtc
)
8146 struct drm_device
*dev
= crtc
->base
.dev
;
8147 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8150 /* Clear any frame start delays used for debugging left by the BIOS */
8151 reg
= PIPECONF(crtc
->pipe
);
8152 I915_WRITE(reg
, I915_READ(reg
) & ~PIPECONF_FRAME_START_DELAY_MASK
);
8154 /* We need to sanitize the plane -> pipe mapping first because this will
8155 * disable the crtc (and hence change the state) if it is wrong. */
8156 if (!HAS_PCH_SPLIT(dev
)) {
8157 struct intel_connector
*connector
;
8160 reg
= DSPCNTR(crtc
->plane
);
8161 val
= I915_READ(reg
);
8163 if ((val
& DISPLAY_PLANE_ENABLE
) == 0 &&
8164 (!!(val
& DISPPLANE_SEL_PIPE_MASK
) == crtc
->pipe
))
8167 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
8168 crtc
->base
.base
.id
);
8170 /* Pipe has the wrong plane attached and the plane is active.
8171 * Temporarily change the plane mapping and disable everything
8173 plane
= crtc
->plane
;
8174 crtc
->plane
= !plane
;
8175 dev_priv
->display
.crtc_disable(&crtc
->base
);
8176 crtc
->plane
= plane
;
8178 /* ... and break all links. */
8179 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
8181 if (connector
->encoder
->base
.crtc
!= &crtc
->base
)
8184 intel_connector_break_all_links(connector
);
8187 WARN_ON(crtc
->active
);
8188 crtc
->base
.enabled
= false;
8192 if (dev_priv
->quirks
& QUIRK_PIPEA_FORCE
&&
8193 crtc
->pipe
== PIPE_A
&& !crtc
->active
) {
8194 /* BIOS forgot to enable pipe A, this mostly happens after
8195 * resume. Force-enable the pipe to fix this, the update_dpms
8196 * call below we restore the pipe to the right state, but leave
8197 * the required bits on. */
8198 intel_enable_pipe_a(dev
);
8201 /* Adjust the state of the output pipe according to whether we
8202 * have active connectors/encoders. */
8203 intel_crtc_update_dpms(&crtc
->base
);
8205 if (crtc
->active
!= crtc
->base
.enabled
) {
8206 struct intel_encoder
*encoder
;
8208 /* This can happen either due to bugs in the get_hw_state
8209 * functions or because the pipe is force-enabled due to the
8211 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
8213 crtc
->base
.enabled
? "enabled" : "disabled",
8214 crtc
->active
? "enabled" : "disabled");
8216 crtc
->base
.enabled
= crtc
->active
;
8218 /* Because we only establish the connector -> encoder ->
8219 * crtc links if something is active, this means the
8220 * crtc is now deactivated. Break the links. connector
8221 * -> encoder links are only establish when things are
8222 * actually up, hence no need to break them. */
8223 WARN_ON(crtc
->active
);
8225 for_each_encoder_on_crtc(dev
, &crtc
->base
, encoder
) {
8226 WARN_ON(encoder
->connectors_active
);
8227 encoder
->base
.crtc
= NULL
;
8232 static void intel_sanitize_encoder(struct intel_encoder
*encoder
)
8234 struct intel_connector
*connector
;
8235 struct drm_device
*dev
= encoder
->base
.dev
;
8237 /* We need to check both for a crtc link (meaning that the
8238 * encoder is active and trying to read from a pipe) and the
8239 * pipe itself being active. */
8240 bool has_active_crtc
= encoder
->base
.crtc
&&
8241 to_intel_crtc(encoder
->base
.crtc
)->active
;
8243 if (encoder
->connectors_active
&& !has_active_crtc
) {
8244 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
8245 encoder
->base
.base
.id
,
8246 drm_get_encoder_name(&encoder
->base
));
8248 /* Connector is active, but has no active pipe. This is
8249 * fallout from our resume register restoring. Disable
8250 * the encoder manually again. */
8251 if (encoder
->base
.crtc
) {
8252 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
8253 encoder
->base
.base
.id
,
8254 drm_get_encoder_name(&encoder
->base
));
8255 encoder
->disable(encoder
);
8258 /* Inconsistent output/port/pipe state happens presumably due to
8259 * a bug in one of the get_hw_state functions. Or someplace else
8260 * in our code, like the register restore mess on resume. Clamp
8261 * things to off as a safer default. */
8262 list_for_each_entry(connector
,
8263 &dev
->mode_config
.connector_list
,
8265 if (connector
->encoder
!= encoder
)
8268 intel_connector_break_all_links(connector
);
8271 /* Enabled encoders without active connectors will be fixed in
8272 * the crtc fixup. */
8275 /* Scan out the current hw modeset state, sanitizes it and maps it into the drm
8276 * and i915 state tracking structures. */
8277 void intel_modeset_setup_hw_state(struct drm_device
*dev
)
8279 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8282 struct intel_crtc
*crtc
;
8283 struct intel_encoder
*encoder
;
8284 struct intel_connector
*connector
;
8286 for_each_pipe(pipe
) {
8287 crtc
= to_intel_crtc(dev_priv
->pipe_to_crtc_mapping
[pipe
]);
8289 tmp
= I915_READ(PIPECONF(pipe
));
8290 if (tmp
& PIPECONF_ENABLE
)
8291 crtc
->active
= true;
8293 crtc
->active
= false;
8295 crtc
->base
.enabled
= crtc
->active
;
8297 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
8299 crtc
->active
? "enabled" : "disabled");
8302 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
8306 if (encoder
->get_hw_state(encoder
, &pipe
)) {
8307 encoder
->base
.crtc
=
8308 dev_priv
->pipe_to_crtc_mapping
[pipe
];
8310 encoder
->base
.crtc
= NULL
;
8313 encoder
->connectors_active
= false;
8314 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe=%i\n",
8315 encoder
->base
.base
.id
,
8316 drm_get_encoder_name(&encoder
->base
),
8317 encoder
->base
.crtc
? "enabled" : "disabled",
8321 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
,
8323 if (connector
->get_hw_state(connector
)) {
8324 connector
->base
.dpms
= DRM_MODE_DPMS_ON
;
8325 connector
->encoder
->connectors_active
= true;
8326 connector
->base
.encoder
= &connector
->encoder
->base
;
8328 connector
->base
.dpms
= DRM_MODE_DPMS_OFF
;
8329 connector
->base
.encoder
= NULL
;
8331 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
8332 connector
->base
.base
.id
,
8333 drm_get_connector_name(&connector
->base
),
8334 connector
->base
.encoder
? "enabled" : "disabled");
8337 /* HW state is read out, now we need to sanitize this mess. */
8338 list_for_each_entry(encoder
, &dev
->mode_config
.encoder_list
,
8340 intel_sanitize_encoder(encoder
);
8343 for_each_pipe(pipe
) {
8344 crtc
= to_intel_crtc(dev_priv
->pipe_to_crtc_mapping
[pipe
]);
8345 intel_sanitize_crtc(crtc
);
8348 intel_modeset_update_staged_output_state(dev
);
8350 intel_modeset_check_state(dev
);
8353 void intel_modeset_gem_init(struct drm_device
*dev
)
8355 intel_modeset_init_hw(dev
);
8357 intel_setup_overlay(dev
);
8359 intel_modeset_setup_hw_state(dev
);
8362 void intel_modeset_cleanup(struct drm_device
*dev
)
8364 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8365 struct drm_crtc
*crtc
;
8366 struct intel_crtc
*intel_crtc
;
8368 drm_kms_helper_poll_fini(dev
);
8369 mutex_lock(&dev
->struct_mutex
);
8371 intel_unregister_dsm_handler();
8374 list_for_each_entry(crtc
, &dev
->mode_config
.crtc_list
, head
) {
8375 /* Skip inactive CRTCs */
8379 intel_crtc
= to_intel_crtc(crtc
);
8380 intel_increase_pllclock(crtc
);
8383 intel_disable_fbc(dev
);
8385 intel_disable_gt_powersave(dev
);
8387 ironlake_teardown_rc6(dev
);
8389 if (IS_VALLEYVIEW(dev
))
8392 mutex_unlock(&dev
->struct_mutex
);
8394 /* Disable the irq before mode object teardown, for the irq might
8395 * enqueue unpin/hotplug work. */
8396 drm_irq_uninstall(dev
);
8397 cancel_work_sync(&dev_priv
->hotplug_work
);
8398 cancel_work_sync(&dev_priv
->rps
.work
);
8400 /* flush any delayed tasks or pending work */
8401 flush_scheduled_work();
8403 drm_mode_config_cleanup(dev
);
8407 * Return which encoder is currently attached for connector.
8409 struct drm_encoder
*intel_best_encoder(struct drm_connector
*connector
)
8411 return &intel_attached_encoder(connector
)->base
;
8414 void intel_connector_attach_encoder(struct intel_connector
*connector
,
8415 struct intel_encoder
*encoder
)
8417 connector
->encoder
= encoder
;
8418 drm_mode_connector_attach_encoder(&connector
->base
,
8423 * set vga decode state - true == enable VGA decode
8425 int intel_modeset_vga_set_state(struct drm_device
*dev
, bool state
)
8427 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
8430 pci_read_config_word(dev_priv
->bridge_dev
, INTEL_GMCH_CTRL
, &gmch_ctrl
);
8432 gmch_ctrl
&= ~INTEL_GMCH_VGA_DISABLE
;
8434 gmch_ctrl
|= INTEL_GMCH_VGA_DISABLE
;
8435 pci_write_config_word(dev_priv
->bridge_dev
, INTEL_GMCH_CTRL
, gmch_ctrl
);
8439 #ifdef CONFIG_DEBUG_FS
8440 #include <linux/seq_file.h>
8442 struct intel_display_error_state
{
8443 struct intel_cursor_error_state
{
8448 } cursor
[I915_MAX_PIPES
];
8450 struct intel_pipe_error_state
{
8460 } pipe
[I915_MAX_PIPES
];
8462 struct intel_plane_error_state
{
8470 } plane
[I915_MAX_PIPES
];
8473 struct intel_display_error_state
*
8474 intel_display_capture_error_state(struct drm_device
*dev
)
8476 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
8477 struct intel_display_error_state
*error
;
8480 error
= kmalloc(sizeof(*error
), GFP_ATOMIC
);
8485 error
->cursor
[i
].control
= I915_READ(CURCNTR(i
));
8486 error
->cursor
[i
].position
= I915_READ(CURPOS(i
));
8487 error
->cursor
[i
].base
= I915_READ(CURBASE(i
));
8489 error
->plane
[i
].control
= I915_READ(DSPCNTR(i
));
8490 error
->plane
[i
].stride
= I915_READ(DSPSTRIDE(i
));
8491 error
->plane
[i
].size
= I915_READ(DSPSIZE(i
));
8492 error
->plane
[i
].pos
= I915_READ(DSPPOS(i
));
8493 error
->plane
[i
].addr
= I915_READ(DSPADDR(i
));
8494 if (INTEL_INFO(dev
)->gen
>= 4) {
8495 error
->plane
[i
].surface
= I915_READ(DSPSURF(i
));
8496 error
->plane
[i
].tile_offset
= I915_READ(DSPTILEOFF(i
));
8499 error
->pipe
[i
].conf
= I915_READ(PIPECONF(i
));
8500 error
->pipe
[i
].source
= I915_READ(PIPESRC(i
));
8501 error
->pipe
[i
].htotal
= I915_READ(HTOTAL(i
));
8502 error
->pipe
[i
].hblank
= I915_READ(HBLANK(i
));
8503 error
->pipe
[i
].hsync
= I915_READ(HSYNC(i
));
8504 error
->pipe
[i
].vtotal
= I915_READ(VTOTAL(i
));
8505 error
->pipe
[i
].vblank
= I915_READ(VBLANK(i
));
8506 error
->pipe
[i
].vsync
= I915_READ(VSYNC(i
));
8513 intel_display_print_error_state(struct seq_file
*m
,
8514 struct drm_device
*dev
,
8515 struct intel_display_error_state
*error
)
8517 drm_i915_private_t
*dev_priv
= dev
->dev_private
;
8520 seq_printf(m
, "Num Pipes: %d\n", dev_priv
->num_pipe
);
8522 seq_printf(m
, "Pipe [%d]:\n", i
);
8523 seq_printf(m
, " CONF: %08x\n", error
->pipe
[i
].conf
);
8524 seq_printf(m
, " SRC: %08x\n", error
->pipe
[i
].source
);
8525 seq_printf(m
, " HTOTAL: %08x\n", error
->pipe
[i
].htotal
);
8526 seq_printf(m
, " HBLANK: %08x\n", error
->pipe
[i
].hblank
);
8527 seq_printf(m
, " HSYNC: %08x\n", error
->pipe
[i
].hsync
);
8528 seq_printf(m
, " VTOTAL: %08x\n", error
->pipe
[i
].vtotal
);
8529 seq_printf(m
, " VBLANK: %08x\n", error
->pipe
[i
].vblank
);
8530 seq_printf(m
, " VSYNC: %08x\n", error
->pipe
[i
].vsync
);
8532 seq_printf(m
, "Plane [%d]:\n", i
);
8533 seq_printf(m
, " CNTR: %08x\n", error
->plane
[i
].control
);
8534 seq_printf(m
, " STRIDE: %08x\n", error
->plane
[i
].stride
);
8535 seq_printf(m
, " SIZE: %08x\n", error
->plane
[i
].size
);
8536 seq_printf(m
, " POS: %08x\n", error
->plane
[i
].pos
);
8537 seq_printf(m
, " ADDR: %08x\n", error
->plane
[i
].addr
);
8538 if (INTEL_INFO(dev
)->gen
>= 4) {
8539 seq_printf(m
, " SURF: %08x\n", error
->plane
[i
].surface
);
8540 seq_printf(m
, " TILEOFF: %08x\n", error
->plane
[i
].tile_offset
);
8543 seq_printf(m
, "Cursor [%d]:\n", i
);
8544 seq_printf(m
, " CNTR: %08x\n", error
->cursor
[i
].control
);
8545 seq_printf(m
, " POS: %08x\n", error
->cursor
[i
].position
);
8546 seq_printf(m
, " BASE: %08x\n", error
->cursor
[i
].base
);