2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
24 * Authors: Dave Airlie
28 #include <linux/slab.h>
29 #include <linux/seq_file.h>
30 #include <linux/firmware.h>
31 #include <linux/module.h>
33 #include <drm/radeon_drm.h>
35 #include "radeon_asic.h"
36 #include "radeon_mode.h"
40 #include "radeon_ucode.h"
43 MODULE_FIRMWARE("radeon/R600_pfp.bin");
44 MODULE_FIRMWARE("radeon/R600_me.bin");
45 MODULE_FIRMWARE("radeon/RV610_pfp.bin");
46 MODULE_FIRMWARE("radeon/RV610_me.bin");
47 MODULE_FIRMWARE("radeon/RV630_pfp.bin");
48 MODULE_FIRMWARE("radeon/RV630_me.bin");
49 MODULE_FIRMWARE("radeon/RV620_pfp.bin");
50 MODULE_FIRMWARE("radeon/RV620_me.bin");
51 MODULE_FIRMWARE("radeon/RV635_pfp.bin");
52 MODULE_FIRMWARE("radeon/RV635_me.bin");
53 MODULE_FIRMWARE("radeon/RV670_pfp.bin");
54 MODULE_FIRMWARE("radeon/RV670_me.bin");
55 MODULE_FIRMWARE("radeon/RS780_pfp.bin");
56 MODULE_FIRMWARE("radeon/RS780_me.bin");
57 MODULE_FIRMWARE("radeon/RV770_pfp.bin");
58 MODULE_FIRMWARE("radeon/RV770_me.bin");
59 MODULE_FIRMWARE("radeon/RV770_smc.bin");
60 MODULE_FIRMWARE("radeon/RV730_pfp.bin");
61 MODULE_FIRMWARE("radeon/RV730_me.bin");
62 MODULE_FIRMWARE("radeon/RV730_smc.bin");
63 MODULE_FIRMWARE("radeon/RV740_smc.bin");
64 MODULE_FIRMWARE("radeon/RV710_pfp.bin");
65 MODULE_FIRMWARE("radeon/RV710_me.bin");
66 MODULE_FIRMWARE("radeon/RV710_smc.bin");
67 MODULE_FIRMWARE("radeon/R600_rlc.bin");
68 MODULE_FIRMWARE("radeon/R700_rlc.bin");
69 MODULE_FIRMWARE("radeon/CEDAR_pfp.bin");
70 MODULE_FIRMWARE("radeon/CEDAR_me.bin");
71 MODULE_FIRMWARE("radeon/CEDAR_rlc.bin");
72 MODULE_FIRMWARE("radeon/CEDAR_smc.bin");
73 MODULE_FIRMWARE("radeon/REDWOOD_pfp.bin");
74 MODULE_FIRMWARE("radeon/REDWOOD_me.bin");
75 MODULE_FIRMWARE("radeon/REDWOOD_rlc.bin");
76 MODULE_FIRMWARE("radeon/REDWOOD_smc.bin");
77 MODULE_FIRMWARE("radeon/JUNIPER_pfp.bin");
78 MODULE_FIRMWARE("radeon/JUNIPER_me.bin");
79 MODULE_FIRMWARE("radeon/JUNIPER_rlc.bin");
80 MODULE_FIRMWARE("radeon/JUNIPER_smc.bin");
81 MODULE_FIRMWARE("radeon/CYPRESS_pfp.bin");
82 MODULE_FIRMWARE("radeon/CYPRESS_me.bin");
83 MODULE_FIRMWARE("radeon/CYPRESS_rlc.bin");
84 MODULE_FIRMWARE("radeon/CYPRESS_smc.bin");
85 MODULE_FIRMWARE("radeon/PALM_pfp.bin");
86 MODULE_FIRMWARE("radeon/PALM_me.bin");
87 MODULE_FIRMWARE("radeon/SUMO_rlc.bin");
88 MODULE_FIRMWARE("radeon/SUMO_pfp.bin");
89 MODULE_FIRMWARE("radeon/SUMO_me.bin");
90 MODULE_FIRMWARE("radeon/SUMO2_pfp.bin");
91 MODULE_FIRMWARE("radeon/SUMO2_me.bin");
93 static const u32 crtc_offsets
[2] =
96 AVIVO_D2CRTC_H_TOTAL
- AVIVO_D1CRTC_H_TOTAL
99 int r600_debugfs_mc_info_init(struct radeon_device
*rdev
);
101 /* r600,rv610,rv630,rv620,rv635,rv670 */
102 int r600_mc_wait_for_idle(struct radeon_device
*rdev
);
103 static void r600_gpu_init(struct radeon_device
*rdev
);
104 void r600_fini(struct radeon_device
*rdev
);
105 void r600_irq_disable(struct radeon_device
*rdev
);
106 static void r600_pcie_gen2_enable(struct radeon_device
*rdev
);
107 extern int evergreen_rlc_resume(struct radeon_device
*rdev
);
110 * r600_get_xclk - get the xclk
112 * @rdev: radeon_device pointer
114 * Returns the reference clock used by the gfx engine
115 * (r6xx, IGPs, APUs).
117 u32
r600_get_xclk(struct radeon_device
*rdev
)
119 return rdev
->clock
.spll
.reference_freq
;
122 /* get temperature in millidegrees */
123 int rv6xx_get_temp(struct radeon_device
*rdev
)
125 u32 temp
= (RREG32(CG_THERMAL_STATUS
) & ASIC_T_MASK
) >>
127 int actual_temp
= temp
& 0xff;
132 return actual_temp
* 1000;
135 void r600_pm_get_dynpm_state(struct radeon_device
*rdev
)
139 rdev
->pm
.dynpm_can_upclock
= true;
140 rdev
->pm
.dynpm_can_downclock
= true;
142 /* power state array is low to high, default is first */
143 if ((rdev
->flags
& RADEON_IS_IGP
) || (rdev
->family
== CHIP_R600
)) {
144 int min_power_state_index
= 0;
146 if (rdev
->pm
.num_power_states
> 2)
147 min_power_state_index
= 1;
149 switch (rdev
->pm
.dynpm_planned_action
) {
150 case DYNPM_ACTION_MINIMUM
:
151 rdev
->pm
.requested_power_state_index
= min_power_state_index
;
152 rdev
->pm
.requested_clock_mode_index
= 0;
153 rdev
->pm
.dynpm_can_downclock
= false;
155 case DYNPM_ACTION_DOWNCLOCK
:
156 if (rdev
->pm
.current_power_state_index
== min_power_state_index
) {
157 rdev
->pm
.requested_power_state_index
= rdev
->pm
.current_power_state_index
;
158 rdev
->pm
.dynpm_can_downclock
= false;
160 if (rdev
->pm
.active_crtc_count
> 1) {
161 for (i
= 0; i
< rdev
->pm
.num_power_states
; i
++) {
162 if (rdev
->pm
.power_state
[i
].flags
& RADEON_PM_STATE_SINGLE_DISPLAY_ONLY
)
164 else if (i
>= rdev
->pm
.current_power_state_index
) {
165 rdev
->pm
.requested_power_state_index
=
166 rdev
->pm
.current_power_state_index
;
169 rdev
->pm
.requested_power_state_index
= i
;
174 if (rdev
->pm
.current_power_state_index
== 0)
175 rdev
->pm
.requested_power_state_index
=
176 rdev
->pm
.num_power_states
- 1;
178 rdev
->pm
.requested_power_state_index
=
179 rdev
->pm
.current_power_state_index
- 1;
182 rdev
->pm
.requested_clock_mode_index
= 0;
183 /* don't use the power state if crtcs are active and no display flag is set */
184 if ((rdev
->pm
.active_crtc_count
> 0) &&
185 (rdev
->pm
.power_state
[rdev
->pm
.requested_power_state_index
].
186 clock_info
[rdev
->pm
.requested_clock_mode_index
].flags
&
187 RADEON_PM_MODE_NO_DISPLAY
)) {
188 rdev
->pm
.requested_power_state_index
++;
191 case DYNPM_ACTION_UPCLOCK
:
192 if (rdev
->pm
.current_power_state_index
== (rdev
->pm
.num_power_states
- 1)) {
193 rdev
->pm
.requested_power_state_index
= rdev
->pm
.current_power_state_index
;
194 rdev
->pm
.dynpm_can_upclock
= false;
196 if (rdev
->pm
.active_crtc_count
> 1) {
197 for (i
= (rdev
->pm
.num_power_states
- 1); i
>= 0; i
--) {
198 if (rdev
->pm
.power_state
[i
].flags
& RADEON_PM_STATE_SINGLE_DISPLAY_ONLY
)
200 else if (i
<= rdev
->pm
.current_power_state_index
) {
201 rdev
->pm
.requested_power_state_index
=
202 rdev
->pm
.current_power_state_index
;
205 rdev
->pm
.requested_power_state_index
= i
;
210 rdev
->pm
.requested_power_state_index
=
211 rdev
->pm
.current_power_state_index
+ 1;
213 rdev
->pm
.requested_clock_mode_index
= 0;
215 case DYNPM_ACTION_DEFAULT
:
216 rdev
->pm
.requested_power_state_index
= rdev
->pm
.default_power_state_index
;
217 rdev
->pm
.requested_clock_mode_index
= 0;
218 rdev
->pm
.dynpm_can_upclock
= false;
220 case DYNPM_ACTION_NONE
:
222 DRM_ERROR("Requested mode for not defined action\n");
226 /* XXX select a power state based on AC/DC, single/dualhead, etc. */
227 /* for now just select the first power state and switch between clock modes */
228 /* power state array is low to high, default is first (0) */
229 if (rdev
->pm
.active_crtc_count
> 1) {
230 rdev
->pm
.requested_power_state_index
= -1;
231 /* start at 1 as we don't want the default mode */
232 for (i
= 1; i
< rdev
->pm
.num_power_states
; i
++) {
233 if (rdev
->pm
.power_state
[i
].flags
& RADEON_PM_STATE_SINGLE_DISPLAY_ONLY
)
235 else if ((rdev
->pm
.power_state
[i
].type
== POWER_STATE_TYPE_PERFORMANCE
) ||
236 (rdev
->pm
.power_state
[i
].type
== POWER_STATE_TYPE_BATTERY
)) {
237 rdev
->pm
.requested_power_state_index
= i
;
241 /* if nothing selected, grab the default state. */
242 if (rdev
->pm
.requested_power_state_index
== -1)
243 rdev
->pm
.requested_power_state_index
= 0;
245 rdev
->pm
.requested_power_state_index
= 1;
247 switch (rdev
->pm
.dynpm_planned_action
) {
248 case DYNPM_ACTION_MINIMUM
:
249 rdev
->pm
.requested_clock_mode_index
= 0;
250 rdev
->pm
.dynpm_can_downclock
= false;
252 case DYNPM_ACTION_DOWNCLOCK
:
253 if (rdev
->pm
.requested_power_state_index
== rdev
->pm
.current_power_state_index
) {
254 if (rdev
->pm
.current_clock_mode_index
== 0) {
255 rdev
->pm
.requested_clock_mode_index
= 0;
256 rdev
->pm
.dynpm_can_downclock
= false;
258 rdev
->pm
.requested_clock_mode_index
=
259 rdev
->pm
.current_clock_mode_index
- 1;
261 rdev
->pm
.requested_clock_mode_index
= 0;
262 rdev
->pm
.dynpm_can_downclock
= false;
264 /* don't use the power state if crtcs are active and no display flag is set */
265 if ((rdev
->pm
.active_crtc_count
> 0) &&
266 (rdev
->pm
.power_state
[rdev
->pm
.requested_power_state_index
].
267 clock_info
[rdev
->pm
.requested_clock_mode_index
].flags
&
268 RADEON_PM_MODE_NO_DISPLAY
)) {
269 rdev
->pm
.requested_clock_mode_index
++;
272 case DYNPM_ACTION_UPCLOCK
:
273 if (rdev
->pm
.requested_power_state_index
== rdev
->pm
.current_power_state_index
) {
274 if (rdev
->pm
.current_clock_mode_index
==
275 (rdev
->pm
.power_state
[rdev
->pm
.requested_power_state_index
].num_clock_modes
- 1)) {
276 rdev
->pm
.requested_clock_mode_index
= rdev
->pm
.current_clock_mode_index
;
277 rdev
->pm
.dynpm_can_upclock
= false;
279 rdev
->pm
.requested_clock_mode_index
=
280 rdev
->pm
.current_clock_mode_index
+ 1;
282 rdev
->pm
.requested_clock_mode_index
=
283 rdev
->pm
.power_state
[rdev
->pm
.requested_power_state_index
].num_clock_modes
- 1;
284 rdev
->pm
.dynpm_can_upclock
= false;
287 case DYNPM_ACTION_DEFAULT
:
288 rdev
->pm
.requested_power_state_index
= rdev
->pm
.default_power_state_index
;
289 rdev
->pm
.requested_clock_mode_index
= 0;
290 rdev
->pm
.dynpm_can_upclock
= false;
292 case DYNPM_ACTION_NONE
:
294 DRM_ERROR("Requested mode for not defined action\n");
299 DRM_DEBUG_DRIVER("Requested: e: %d m: %d p: %d\n",
300 rdev
->pm
.power_state
[rdev
->pm
.requested_power_state_index
].
301 clock_info
[rdev
->pm
.requested_clock_mode_index
].sclk
,
302 rdev
->pm
.power_state
[rdev
->pm
.requested_power_state_index
].
303 clock_info
[rdev
->pm
.requested_clock_mode_index
].mclk
,
304 rdev
->pm
.power_state
[rdev
->pm
.requested_power_state_index
].
308 void rs780_pm_init_profile(struct radeon_device
*rdev
)
310 if (rdev
->pm
.num_power_states
== 2) {
312 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
313 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
314 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_cm_idx
= 0;
315 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_cm_idx
= 0;
317 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_ps_idx
= 0;
318 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_ps_idx
= 0;
319 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_cm_idx
= 0;
320 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_cm_idx
= 0;
322 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_ps_idx
= 0;
323 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_ps_idx
= 0;
324 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_cm_idx
= 0;
325 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_cm_idx
= 0;
327 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_ps_idx
= 0;
328 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_ps_idx
= 1;
329 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_cm_idx
= 0;
330 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_cm_idx
= 0;
332 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_ps_idx
= 0;
333 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_ps_idx
= 0;
334 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_cm_idx
= 0;
335 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_cm_idx
= 0;
337 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_ps_idx
= 0;
338 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_ps_idx
= 0;
339 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_cm_idx
= 0;
340 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_cm_idx
= 0;
342 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_ps_idx
= 0;
343 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_ps_idx
= 1;
344 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_cm_idx
= 0;
345 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_cm_idx
= 0;
346 } else if (rdev
->pm
.num_power_states
== 3) {
348 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
349 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
350 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_cm_idx
= 0;
351 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_cm_idx
= 0;
353 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_ps_idx
= 1;
354 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_ps_idx
= 1;
355 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_cm_idx
= 0;
356 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_cm_idx
= 0;
358 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_ps_idx
= 1;
359 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_ps_idx
= 1;
360 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_cm_idx
= 0;
361 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_cm_idx
= 0;
363 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_ps_idx
= 1;
364 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_ps_idx
= 2;
365 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_cm_idx
= 0;
366 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_cm_idx
= 0;
368 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_ps_idx
= 1;
369 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_ps_idx
= 1;
370 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_cm_idx
= 0;
371 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_cm_idx
= 0;
373 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_ps_idx
= 1;
374 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_ps_idx
= 1;
375 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_cm_idx
= 0;
376 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_cm_idx
= 0;
378 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_ps_idx
= 1;
379 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_ps_idx
= 2;
380 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_cm_idx
= 0;
381 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_cm_idx
= 0;
384 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
385 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
386 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_cm_idx
= 0;
387 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_cm_idx
= 0;
389 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_ps_idx
= 2;
390 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_ps_idx
= 2;
391 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_cm_idx
= 0;
392 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_cm_idx
= 0;
394 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_ps_idx
= 2;
395 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_ps_idx
= 2;
396 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_cm_idx
= 0;
397 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_cm_idx
= 0;
399 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_ps_idx
= 2;
400 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_ps_idx
= 3;
401 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_cm_idx
= 0;
402 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_cm_idx
= 0;
404 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_ps_idx
= 2;
405 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_ps_idx
= 0;
406 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_cm_idx
= 0;
407 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_cm_idx
= 0;
409 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_ps_idx
= 2;
410 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_ps_idx
= 0;
411 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_cm_idx
= 0;
412 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_cm_idx
= 0;
414 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_ps_idx
= 2;
415 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_ps_idx
= 3;
416 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_cm_idx
= 0;
417 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_cm_idx
= 0;
421 void r600_pm_init_profile(struct radeon_device
*rdev
)
425 if (rdev
->family
== CHIP_R600
) {
428 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
429 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
430 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_cm_idx
= 0;
431 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_cm_idx
= 0;
433 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
434 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
435 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_cm_idx
= 0;
436 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_cm_idx
= 0;
438 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
439 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
440 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_cm_idx
= 0;
441 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_cm_idx
= 0;
443 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
444 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
445 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_cm_idx
= 0;
446 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_cm_idx
= 0;
448 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
449 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
450 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_cm_idx
= 0;
451 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_cm_idx
= 0;
453 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
454 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
455 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_cm_idx
= 0;
456 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_cm_idx
= 0;
458 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
459 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
460 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_cm_idx
= 0;
461 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_cm_idx
= 0;
463 if (rdev
->pm
.num_power_states
< 4) {
465 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
466 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
467 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_cm_idx
= 0;
468 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_cm_idx
= 2;
470 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_ps_idx
= 1;
471 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_ps_idx
= 1;
472 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_cm_idx
= 0;
473 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_cm_idx
= 0;
475 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_ps_idx
= 1;
476 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_ps_idx
= 1;
477 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_cm_idx
= 0;
478 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_cm_idx
= 1;
480 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_ps_idx
= 1;
481 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_ps_idx
= 1;
482 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_cm_idx
= 0;
483 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_cm_idx
= 2;
485 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_ps_idx
= 2;
486 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_ps_idx
= 2;
487 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_cm_idx
= 0;
488 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_cm_idx
= 0;
490 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_ps_idx
= 2;
491 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_ps_idx
= 2;
492 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_cm_idx
= 0;
493 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_cm_idx
= 1;
495 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_ps_idx
= 2;
496 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_ps_idx
= 2;
497 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_cm_idx
= 0;
498 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_cm_idx
= 2;
501 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_ps_idx
= rdev
->pm
.default_power_state_index
;
502 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_ps_idx
= rdev
->pm
.default_power_state_index
;
503 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_off_cm_idx
= 0;
504 rdev
->pm
.profiles
[PM_PROFILE_DEFAULT_IDX
].dpms_on_cm_idx
= 2;
506 if (rdev
->flags
& RADEON_IS_MOBILITY
)
507 idx
= radeon_pm_get_type_index(rdev
, POWER_STATE_TYPE_BATTERY
, 0);
509 idx
= radeon_pm_get_type_index(rdev
, POWER_STATE_TYPE_PERFORMANCE
, 0);
510 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_ps_idx
= idx
;
511 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_ps_idx
= idx
;
512 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_off_cm_idx
= 0;
513 rdev
->pm
.profiles
[PM_PROFILE_LOW_SH_IDX
].dpms_on_cm_idx
= 0;
515 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_ps_idx
= idx
;
516 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_ps_idx
= idx
;
517 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_off_cm_idx
= 0;
518 rdev
->pm
.profiles
[PM_PROFILE_MID_SH_IDX
].dpms_on_cm_idx
= 1;
520 idx
= radeon_pm_get_type_index(rdev
, POWER_STATE_TYPE_PERFORMANCE
, 0);
521 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_ps_idx
= idx
;
522 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_ps_idx
= idx
;
523 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_off_cm_idx
= 0;
524 rdev
->pm
.profiles
[PM_PROFILE_HIGH_SH_IDX
].dpms_on_cm_idx
= 2;
526 if (rdev
->flags
& RADEON_IS_MOBILITY
)
527 idx
= radeon_pm_get_type_index(rdev
, POWER_STATE_TYPE_BATTERY
, 1);
529 idx
= radeon_pm_get_type_index(rdev
, POWER_STATE_TYPE_PERFORMANCE
, 1);
530 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_ps_idx
= idx
;
531 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_ps_idx
= idx
;
532 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_off_cm_idx
= 0;
533 rdev
->pm
.profiles
[PM_PROFILE_LOW_MH_IDX
].dpms_on_cm_idx
= 0;
535 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_ps_idx
= idx
;
536 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_ps_idx
= idx
;
537 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_off_cm_idx
= 0;
538 rdev
->pm
.profiles
[PM_PROFILE_MID_MH_IDX
].dpms_on_cm_idx
= 1;
540 idx
= radeon_pm_get_type_index(rdev
, POWER_STATE_TYPE_PERFORMANCE
, 1);
541 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_ps_idx
= idx
;
542 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_ps_idx
= idx
;
543 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_off_cm_idx
= 0;
544 rdev
->pm
.profiles
[PM_PROFILE_HIGH_MH_IDX
].dpms_on_cm_idx
= 2;
549 void r600_pm_misc(struct radeon_device
*rdev
)
551 int req_ps_idx
= rdev
->pm
.requested_power_state_index
;
552 int req_cm_idx
= rdev
->pm
.requested_clock_mode_index
;
553 struct radeon_power_state
*ps
= &rdev
->pm
.power_state
[req_ps_idx
];
554 struct radeon_voltage
*voltage
= &ps
->clock_info
[req_cm_idx
].voltage
;
556 if ((voltage
->type
== VOLTAGE_SW
) && voltage
->voltage
) {
557 /* 0xff01 is a flag rather then an actual voltage */
558 if (voltage
->voltage
== 0xff01)
560 if (voltage
->voltage
!= rdev
->pm
.current_vddc
) {
561 radeon_atom_set_voltage(rdev
, voltage
->voltage
, SET_VOLTAGE_TYPE_ASIC_VDDC
);
562 rdev
->pm
.current_vddc
= voltage
->voltage
;
563 DRM_DEBUG_DRIVER("Setting: v: %d\n", voltage
->voltage
);
568 bool r600_gui_idle(struct radeon_device
*rdev
)
570 if (RREG32(GRBM_STATUS
) & GUI_ACTIVE
)
576 /* hpd for digital panel detect/disconnect */
577 bool r600_hpd_sense(struct radeon_device
*rdev
, enum radeon_hpd_id hpd
)
579 bool connected
= false;
581 if (ASIC_IS_DCE3(rdev
)) {
584 if (RREG32(DC_HPD1_INT_STATUS
) & DC_HPDx_SENSE
)
588 if (RREG32(DC_HPD2_INT_STATUS
) & DC_HPDx_SENSE
)
592 if (RREG32(DC_HPD3_INT_STATUS
) & DC_HPDx_SENSE
)
596 if (RREG32(DC_HPD4_INT_STATUS
) & DC_HPDx_SENSE
)
601 if (RREG32(DC_HPD5_INT_STATUS
) & DC_HPDx_SENSE
)
605 if (RREG32(DC_HPD6_INT_STATUS
) & DC_HPDx_SENSE
)
614 if (RREG32(DC_HOT_PLUG_DETECT1_INT_STATUS
) & DC_HOT_PLUG_DETECTx_SENSE
)
618 if (RREG32(DC_HOT_PLUG_DETECT2_INT_STATUS
) & DC_HOT_PLUG_DETECTx_SENSE
)
622 if (RREG32(DC_HOT_PLUG_DETECT3_INT_STATUS
) & DC_HOT_PLUG_DETECTx_SENSE
)
632 void r600_hpd_set_polarity(struct radeon_device
*rdev
,
633 enum radeon_hpd_id hpd
)
636 bool connected
= r600_hpd_sense(rdev
, hpd
);
638 if (ASIC_IS_DCE3(rdev
)) {
641 tmp
= RREG32(DC_HPD1_INT_CONTROL
);
643 tmp
&= ~DC_HPDx_INT_POLARITY
;
645 tmp
|= DC_HPDx_INT_POLARITY
;
646 WREG32(DC_HPD1_INT_CONTROL
, tmp
);
649 tmp
= RREG32(DC_HPD2_INT_CONTROL
);
651 tmp
&= ~DC_HPDx_INT_POLARITY
;
653 tmp
|= DC_HPDx_INT_POLARITY
;
654 WREG32(DC_HPD2_INT_CONTROL
, tmp
);
657 tmp
= RREG32(DC_HPD3_INT_CONTROL
);
659 tmp
&= ~DC_HPDx_INT_POLARITY
;
661 tmp
|= DC_HPDx_INT_POLARITY
;
662 WREG32(DC_HPD3_INT_CONTROL
, tmp
);
665 tmp
= RREG32(DC_HPD4_INT_CONTROL
);
667 tmp
&= ~DC_HPDx_INT_POLARITY
;
669 tmp
|= DC_HPDx_INT_POLARITY
;
670 WREG32(DC_HPD4_INT_CONTROL
, tmp
);
673 tmp
= RREG32(DC_HPD5_INT_CONTROL
);
675 tmp
&= ~DC_HPDx_INT_POLARITY
;
677 tmp
|= DC_HPDx_INT_POLARITY
;
678 WREG32(DC_HPD5_INT_CONTROL
, tmp
);
682 tmp
= RREG32(DC_HPD6_INT_CONTROL
);
684 tmp
&= ~DC_HPDx_INT_POLARITY
;
686 tmp
|= DC_HPDx_INT_POLARITY
;
687 WREG32(DC_HPD6_INT_CONTROL
, tmp
);
695 tmp
= RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL
);
697 tmp
&= ~DC_HOT_PLUG_DETECTx_INT_POLARITY
;
699 tmp
|= DC_HOT_PLUG_DETECTx_INT_POLARITY
;
700 WREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL
, tmp
);
703 tmp
= RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL
);
705 tmp
&= ~DC_HOT_PLUG_DETECTx_INT_POLARITY
;
707 tmp
|= DC_HOT_PLUG_DETECTx_INT_POLARITY
;
708 WREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL
, tmp
);
711 tmp
= RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL
);
713 tmp
&= ~DC_HOT_PLUG_DETECTx_INT_POLARITY
;
715 tmp
|= DC_HOT_PLUG_DETECTx_INT_POLARITY
;
716 WREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL
, tmp
);
724 void r600_hpd_init(struct radeon_device
*rdev
)
726 struct drm_device
*dev
= rdev
->ddev
;
727 struct drm_connector
*connector
;
730 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
731 struct radeon_connector
*radeon_connector
= to_radeon_connector(connector
);
733 if (connector
->connector_type
== DRM_MODE_CONNECTOR_eDP
||
734 connector
->connector_type
== DRM_MODE_CONNECTOR_LVDS
) {
735 /* don't try to enable hpd on eDP or LVDS avoid breaking the
736 * aux dp channel on imac and help (but not completely fix)
737 * https://bugzilla.redhat.com/show_bug.cgi?id=726143
741 if (ASIC_IS_DCE3(rdev
)) {
742 u32 tmp
= DC_HPDx_CONNECTION_TIMER(0x9c4) | DC_HPDx_RX_INT_TIMER(0xfa);
743 if (ASIC_IS_DCE32(rdev
))
746 switch (radeon_connector
->hpd
.hpd
) {
748 WREG32(DC_HPD1_CONTROL
, tmp
);
751 WREG32(DC_HPD2_CONTROL
, tmp
);
754 WREG32(DC_HPD3_CONTROL
, tmp
);
757 WREG32(DC_HPD4_CONTROL
, tmp
);
761 WREG32(DC_HPD5_CONTROL
, tmp
);
764 WREG32(DC_HPD6_CONTROL
, tmp
);
770 switch (radeon_connector
->hpd
.hpd
) {
772 WREG32(DC_HOT_PLUG_DETECT1_CONTROL
, DC_HOT_PLUG_DETECTx_EN
);
775 WREG32(DC_HOT_PLUG_DETECT2_CONTROL
, DC_HOT_PLUG_DETECTx_EN
);
778 WREG32(DC_HOT_PLUG_DETECT3_CONTROL
, DC_HOT_PLUG_DETECTx_EN
);
784 enable
|= 1 << radeon_connector
->hpd
.hpd
;
785 radeon_hpd_set_polarity(rdev
, radeon_connector
->hpd
.hpd
);
787 radeon_irq_kms_enable_hpd(rdev
, enable
);
790 void r600_hpd_fini(struct radeon_device
*rdev
)
792 struct drm_device
*dev
= rdev
->ddev
;
793 struct drm_connector
*connector
;
794 unsigned disable
= 0;
796 list_for_each_entry(connector
, &dev
->mode_config
.connector_list
, head
) {
797 struct radeon_connector
*radeon_connector
= to_radeon_connector(connector
);
798 if (ASIC_IS_DCE3(rdev
)) {
799 switch (radeon_connector
->hpd
.hpd
) {
801 WREG32(DC_HPD1_CONTROL
, 0);
804 WREG32(DC_HPD2_CONTROL
, 0);
807 WREG32(DC_HPD3_CONTROL
, 0);
810 WREG32(DC_HPD4_CONTROL
, 0);
814 WREG32(DC_HPD5_CONTROL
, 0);
817 WREG32(DC_HPD6_CONTROL
, 0);
823 switch (radeon_connector
->hpd
.hpd
) {
825 WREG32(DC_HOT_PLUG_DETECT1_CONTROL
, 0);
828 WREG32(DC_HOT_PLUG_DETECT2_CONTROL
, 0);
831 WREG32(DC_HOT_PLUG_DETECT3_CONTROL
, 0);
837 disable
|= 1 << radeon_connector
->hpd
.hpd
;
839 radeon_irq_kms_disable_hpd(rdev
, disable
);
845 void r600_pcie_gart_tlb_flush(struct radeon_device
*rdev
)
850 /* flush hdp cache so updates hit vram */
851 if ((rdev
->family
>= CHIP_RV770
) && (rdev
->family
<= CHIP_RV740
) &&
852 !(rdev
->flags
& RADEON_IS_AGP
)) {
853 void __iomem
*ptr
= (void *)rdev
->gart
.ptr
;
856 /* r7xx hw bug. write to HDP_DEBUG1 followed by fb read
857 * rather than write to HDP_REG_COHERENCY_FLUSH_CNTL
858 * This seems to cause problems on some AGP cards. Just use the old
861 WREG32(HDP_DEBUG1
, 0);
862 tmp
= readl((void __iomem
*)ptr
);
864 WREG32(R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL
, 0x1);
866 WREG32(VM_CONTEXT0_INVALIDATION_LOW_ADDR
, rdev
->mc
.gtt_start
>> 12);
867 WREG32(VM_CONTEXT0_INVALIDATION_HIGH_ADDR
, (rdev
->mc
.gtt_end
- 1) >> 12);
868 WREG32(VM_CONTEXT0_REQUEST_RESPONSE
, REQUEST_TYPE(1));
869 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
871 tmp
= RREG32(VM_CONTEXT0_REQUEST_RESPONSE
);
872 tmp
= (tmp
& RESPONSE_TYPE_MASK
) >> RESPONSE_TYPE_SHIFT
;
874 printk(KERN_WARNING
"[drm] r600 flush TLB failed\n");
884 int r600_pcie_gart_init(struct radeon_device
*rdev
)
888 if (rdev
->gart
.robj
) {
889 WARN(1, "R600 PCIE GART already initialized\n");
892 /* Initialize common gart structure */
893 r
= radeon_gart_init(rdev
);
896 rdev
->gart
.table_size
= rdev
->gart
.num_gpu_pages
* 8;
897 return radeon_gart_table_vram_alloc(rdev
);
900 static int r600_pcie_gart_enable(struct radeon_device
*rdev
)
905 if (rdev
->gart
.robj
== NULL
) {
906 dev_err(rdev
->dev
, "No VRAM object for PCIE GART.\n");
909 r
= radeon_gart_table_vram_pin(rdev
);
912 radeon_gart_restore(rdev
);
915 WREG32(VM_L2_CNTL
, ENABLE_L2_CACHE
| ENABLE_L2_FRAGMENT_PROCESSING
|
916 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE
|
917 EFFECTIVE_L2_QUEUE_SIZE(7));
918 WREG32(VM_L2_CNTL2
, 0);
919 WREG32(VM_L2_CNTL3
, BANK_SELECT_0(0) | BANK_SELECT_1(1));
920 /* Setup TLB control */
921 tmp
= ENABLE_L1_TLB
| ENABLE_L1_FRAGMENT_PROCESSING
|
922 SYSTEM_ACCESS_MODE_NOT_IN_SYS
|
923 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
924 ENABLE_WAIT_L2_QUERY
;
925 WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL
, tmp
);
926 WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL
, tmp
);
927 WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL
, tmp
| ENABLE_L1_STRICT_ORDERING
);
928 WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL
, tmp
);
929 WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL
, tmp
);
930 WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL
, tmp
);
931 WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL
, tmp
);
932 WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL
, tmp
);
933 WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL
, tmp
);
934 WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL
, tmp
);
935 WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL
, tmp
);
936 WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL
, tmp
);
937 WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL
, tmp
| ENABLE_SEMAPHORE_MODE
);
938 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL
, tmp
| ENABLE_SEMAPHORE_MODE
);
939 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR
, rdev
->mc
.gtt_start
>> 12);
940 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR
, rdev
->mc
.gtt_end
>> 12);
941 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR
, rdev
->gart
.table_addr
>> 12);
942 WREG32(VM_CONTEXT0_CNTL
, ENABLE_CONTEXT
| PAGE_TABLE_DEPTH(0) |
943 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT
);
944 WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR
,
945 (u32
)(rdev
->dummy_page
.addr
>> 12));
946 for (i
= 1; i
< 7; i
++)
947 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
949 r600_pcie_gart_tlb_flush(rdev
);
950 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
951 (unsigned)(rdev
->mc
.gtt_size
>> 20),
952 (unsigned long long)rdev
->gart
.table_addr
);
953 rdev
->gart
.ready
= true;
957 static void r600_pcie_gart_disable(struct radeon_device
*rdev
)
962 /* Disable all tables */
963 for (i
= 0; i
< 7; i
++)
964 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
966 /* Disable L2 cache */
967 WREG32(VM_L2_CNTL
, ENABLE_L2_FRAGMENT_PROCESSING
|
968 EFFECTIVE_L2_QUEUE_SIZE(7));
969 WREG32(VM_L2_CNTL3
, BANK_SELECT_0(0) | BANK_SELECT_1(1));
970 /* Setup L1 TLB control */
971 tmp
= EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
972 ENABLE_WAIT_L2_QUERY
;
973 WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL
, tmp
);
974 WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL
, tmp
);
975 WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL
, tmp
);
976 WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL
, tmp
);
977 WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL
, tmp
);
978 WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL
, tmp
);
979 WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL
, tmp
);
980 WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL
, tmp
);
981 WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL
, tmp
);
982 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL
, tmp
);
983 WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL
, tmp
);
984 WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL
, tmp
);
985 WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL
, tmp
);
986 WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL
, tmp
);
987 radeon_gart_table_vram_unpin(rdev
);
990 static void r600_pcie_gart_fini(struct radeon_device
*rdev
)
992 radeon_gart_fini(rdev
);
993 r600_pcie_gart_disable(rdev
);
994 radeon_gart_table_vram_free(rdev
);
997 static void r600_agp_enable(struct radeon_device
*rdev
)
1002 /* Setup L2 cache */
1003 WREG32(VM_L2_CNTL
, ENABLE_L2_CACHE
| ENABLE_L2_FRAGMENT_PROCESSING
|
1004 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE
|
1005 EFFECTIVE_L2_QUEUE_SIZE(7));
1006 WREG32(VM_L2_CNTL2
, 0);
1007 WREG32(VM_L2_CNTL3
, BANK_SELECT_0(0) | BANK_SELECT_1(1));
1008 /* Setup TLB control */
1009 tmp
= ENABLE_L1_TLB
| ENABLE_L1_FRAGMENT_PROCESSING
|
1010 SYSTEM_ACCESS_MODE_NOT_IN_SYS
|
1011 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
1012 ENABLE_WAIT_L2_QUERY
;
1013 WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL
, tmp
);
1014 WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL
, tmp
);
1015 WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL
, tmp
| ENABLE_L1_STRICT_ORDERING
);
1016 WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL
, tmp
);
1017 WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL
, tmp
);
1018 WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL
, tmp
);
1019 WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL
, tmp
);
1020 WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL
, tmp
);
1021 WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL
, tmp
);
1022 WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL
, tmp
);
1023 WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL
, tmp
);
1024 WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL
, tmp
);
1025 WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL
, tmp
| ENABLE_SEMAPHORE_MODE
);
1026 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL
, tmp
| ENABLE_SEMAPHORE_MODE
);
1027 for (i
= 0; i
< 7; i
++)
1028 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
1031 int r600_mc_wait_for_idle(struct radeon_device
*rdev
)
1036 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
1037 /* read MC_STATUS */
1038 tmp
= RREG32(R_000E50_SRBM_STATUS
) & 0x3F00;
1046 uint32_t rs780_mc_rreg(struct radeon_device
*rdev
, uint32_t reg
)
1050 WREG32(R_0028F8_MC_INDEX
, S_0028F8_MC_IND_ADDR(reg
));
1051 r
= RREG32(R_0028FC_MC_DATA
);
1052 WREG32(R_0028F8_MC_INDEX
, ~C_0028F8_MC_IND_ADDR
);
1056 void rs780_mc_wreg(struct radeon_device
*rdev
, uint32_t reg
, uint32_t v
)
1058 WREG32(R_0028F8_MC_INDEX
, S_0028F8_MC_IND_ADDR(reg
) |
1059 S_0028F8_MC_IND_WR_EN(1));
1060 WREG32(R_0028FC_MC_DATA
, v
);
1061 WREG32(R_0028F8_MC_INDEX
, 0x7F);
1064 static void r600_mc_program(struct radeon_device
*rdev
)
1066 struct rv515_mc_save save
;
1070 /* Initialize HDP */
1071 for (i
= 0, j
= 0; i
< 32; i
++, j
+= 0x18) {
1072 WREG32((0x2c14 + j
), 0x00000000);
1073 WREG32((0x2c18 + j
), 0x00000000);
1074 WREG32((0x2c1c + j
), 0x00000000);
1075 WREG32((0x2c20 + j
), 0x00000000);
1076 WREG32((0x2c24 + j
), 0x00000000);
1078 WREG32(HDP_REG_COHERENCY_FLUSH_CNTL
, 0);
1080 rv515_mc_stop(rdev
, &save
);
1081 if (r600_mc_wait_for_idle(rdev
)) {
1082 dev_warn(rdev
->dev
, "Wait for MC idle timedout !\n");
1084 /* Lockout access through VGA aperture (doesn't exist before R600) */
1085 WREG32(VGA_HDP_CONTROL
, VGA_MEMORY_DISABLE
);
1086 /* Update configuration */
1087 if (rdev
->flags
& RADEON_IS_AGP
) {
1088 if (rdev
->mc
.vram_start
< rdev
->mc
.gtt_start
) {
1089 /* VRAM before AGP */
1090 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
,
1091 rdev
->mc
.vram_start
>> 12);
1092 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
,
1093 rdev
->mc
.gtt_end
>> 12);
1095 /* VRAM after AGP */
1096 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
,
1097 rdev
->mc
.gtt_start
>> 12);
1098 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
,
1099 rdev
->mc
.vram_end
>> 12);
1102 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
, rdev
->mc
.vram_start
>> 12);
1103 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
, rdev
->mc
.vram_end
>> 12);
1105 WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR
, rdev
->vram_scratch
.gpu_addr
>> 12);
1106 tmp
= ((rdev
->mc
.vram_end
>> 24) & 0xFFFF) << 16;
1107 tmp
|= ((rdev
->mc
.vram_start
>> 24) & 0xFFFF);
1108 WREG32(MC_VM_FB_LOCATION
, tmp
);
1109 WREG32(HDP_NONSURFACE_BASE
, (rdev
->mc
.vram_start
>> 8));
1110 WREG32(HDP_NONSURFACE_INFO
, (2 << 7));
1111 WREG32(HDP_NONSURFACE_SIZE
, 0x3FFFFFFF);
1112 if (rdev
->flags
& RADEON_IS_AGP
) {
1113 WREG32(MC_VM_AGP_TOP
, rdev
->mc
.gtt_end
>> 22);
1114 WREG32(MC_VM_AGP_BOT
, rdev
->mc
.gtt_start
>> 22);
1115 WREG32(MC_VM_AGP_BASE
, rdev
->mc
.agp_base
>> 22);
1117 WREG32(MC_VM_AGP_BASE
, 0);
1118 WREG32(MC_VM_AGP_TOP
, 0x0FFFFFFF);
1119 WREG32(MC_VM_AGP_BOT
, 0x0FFFFFFF);
1121 if (r600_mc_wait_for_idle(rdev
)) {
1122 dev_warn(rdev
->dev
, "Wait for MC idle timedout !\n");
1124 rv515_mc_resume(rdev
, &save
);
1125 /* we need to own VRAM, so turn off the VGA renderer here
1126 * to stop it overwriting our objects */
1127 rv515_vga_render_disable(rdev
);
1131 * r600_vram_gtt_location - try to find VRAM & GTT location
1132 * @rdev: radeon device structure holding all necessary informations
1133 * @mc: memory controller structure holding memory informations
1135 * Function will place try to place VRAM at same place as in CPU (PCI)
1136 * address space as some GPU seems to have issue when we reprogram at
1137 * different address space.
1139 * If there is not enough space to fit the unvisible VRAM after the
1140 * aperture then we limit the VRAM size to the aperture.
1142 * If we are using AGP then place VRAM adjacent to AGP aperture are we need
1143 * them to be in one from GPU point of view so that we can program GPU to
1144 * catch access outside them (weird GPU policy see ??).
1146 * This function will never fails, worst case are limiting VRAM or GTT.
1148 * Note: GTT start, end, size should be initialized before calling this
1149 * function on AGP platform.
1151 static void r600_vram_gtt_location(struct radeon_device
*rdev
, struct radeon_mc
*mc
)
1153 u64 size_bf
, size_af
;
1155 if (mc
->mc_vram_size
> 0xE0000000) {
1156 /* leave room for at least 512M GTT */
1157 dev_warn(rdev
->dev
, "limiting VRAM\n");
1158 mc
->real_vram_size
= 0xE0000000;
1159 mc
->mc_vram_size
= 0xE0000000;
1161 if (rdev
->flags
& RADEON_IS_AGP
) {
1162 size_bf
= mc
->gtt_start
;
1163 size_af
= mc
->mc_mask
- mc
->gtt_end
;
1164 if (size_bf
> size_af
) {
1165 if (mc
->mc_vram_size
> size_bf
) {
1166 dev_warn(rdev
->dev
, "limiting VRAM\n");
1167 mc
->real_vram_size
= size_bf
;
1168 mc
->mc_vram_size
= size_bf
;
1170 mc
->vram_start
= mc
->gtt_start
- mc
->mc_vram_size
;
1172 if (mc
->mc_vram_size
> size_af
) {
1173 dev_warn(rdev
->dev
, "limiting VRAM\n");
1174 mc
->real_vram_size
= size_af
;
1175 mc
->mc_vram_size
= size_af
;
1177 mc
->vram_start
= mc
->gtt_end
+ 1;
1179 mc
->vram_end
= mc
->vram_start
+ mc
->mc_vram_size
- 1;
1180 dev_info(rdev
->dev
, "VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n",
1181 mc
->mc_vram_size
>> 20, mc
->vram_start
,
1182 mc
->vram_end
, mc
->real_vram_size
>> 20);
1185 if (rdev
->flags
& RADEON_IS_IGP
) {
1186 base
= RREG32(MC_VM_FB_LOCATION
) & 0xFFFF;
1189 radeon_vram_location(rdev
, &rdev
->mc
, base
);
1190 rdev
->mc
.gtt_base_align
= 0;
1191 radeon_gtt_location(rdev
, mc
);
1195 static int r600_mc_init(struct radeon_device
*rdev
)
1198 int chansize
, numchan
;
1199 uint32_t h_addr
, l_addr
;
1200 unsigned long long k8_addr
;
1202 /* Get VRAM informations */
1203 rdev
->mc
.vram_is_ddr
= true;
1204 tmp
= RREG32(RAMCFG
);
1205 if (tmp
& CHANSIZE_OVERRIDE
) {
1207 } else if (tmp
& CHANSIZE_MASK
) {
1212 tmp
= RREG32(CHMAP
);
1213 switch ((tmp
& NOOFCHAN_MASK
) >> NOOFCHAN_SHIFT
) {
1228 rdev
->mc
.vram_width
= numchan
* chansize
;
1229 /* Could aper size report 0 ? */
1230 rdev
->mc
.aper_base
= pci_resource_start(rdev
->pdev
, 0);
1231 rdev
->mc
.aper_size
= pci_resource_len(rdev
->pdev
, 0);
1232 /* Setup GPU memory space */
1233 rdev
->mc
.mc_vram_size
= RREG32(CONFIG_MEMSIZE
);
1234 rdev
->mc
.real_vram_size
= RREG32(CONFIG_MEMSIZE
);
1235 rdev
->mc
.visible_vram_size
= rdev
->mc
.aper_size
;
1236 r600_vram_gtt_location(rdev
, &rdev
->mc
);
1238 if (rdev
->flags
& RADEON_IS_IGP
) {
1239 rs690_pm_info(rdev
);
1240 rdev
->mc
.igp_sideport_enabled
= radeon_atombios_sideport_present(rdev
);
1242 if (rdev
->family
== CHIP_RS780
|| rdev
->family
== CHIP_RS880
) {
1243 /* Use K8 direct mapping for fast fb access. */
1244 rdev
->fastfb_working
= false;
1245 h_addr
= G_000012_K8_ADDR_EXT(RREG32_MC(R_000012_MC_MISC_UMA_CNTL
));
1246 l_addr
= RREG32_MC(R_000011_K8_FB_LOCATION
);
1247 k8_addr
= ((unsigned long long)h_addr
) << 32 | l_addr
;
1248 #if defined(CONFIG_X86_32) && !defined(CONFIG_X86_PAE)
1249 if (k8_addr
+ rdev
->mc
.visible_vram_size
< 0x100000000ULL
)
1252 /* FastFB shall be used with UMA memory. Here it is simply disabled when sideport
1253 * memory is present.
1255 if (rdev
->mc
.igp_sideport_enabled
== false && radeon_fastfb
== 1) {
1256 DRM_INFO("Direct mapping: aper base at 0x%llx, replaced by direct mapping base 0x%llx.\n",
1257 (unsigned long long)rdev
->mc
.aper_base
, k8_addr
);
1258 rdev
->mc
.aper_base
= (resource_size_t
)k8_addr
;
1259 rdev
->fastfb_working
= true;
1265 radeon_update_bandwidth_info(rdev
);
1269 int r600_vram_scratch_init(struct radeon_device
*rdev
)
1273 if (rdev
->vram_scratch
.robj
== NULL
) {
1274 r
= radeon_bo_create(rdev
, RADEON_GPU_PAGE_SIZE
,
1275 PAGE_SIZE
, true, RADEON_GEM_DOMAIN_VRAM
,
1276 NULL
, &rdev
->vram_scratch
.robj
);
1282 r
= radeon_bo_reserve(rdev
->vram_scratch
.robj
, false);
1283 if (unlikely(r
!= 0))
1285 r
= radeon_bo_pin(rdev
->vram_scratch
.robj
,
1286 RADEON_GEM_DOMAIN_VRAM
, &rdev
->vram_scratch
.gpu_addr
);
1288 radeon_bo_unreserve(rdev
->vram_scratch
.robj
);
1291 r
= radeon_bo_kmap(rdev
->vram_scratch
.robj
,
1292 (void **)&rdev
->vram_scratch
.ptr
);
1294 radeon_bo_unpin(rdev
->vram_scratch
.robj
);
1295 radeon_bo_unreserve(rdev
->vram_scratch
.robj
);
1300 void r600_vram_scratch_fini(struct radeon_device
*rdev
)
1304 if (rdev
->vram_scratch
.robj
== NULL
) {
1307 r
= radeon_bo_reserve(rdev
->vram_scratch
.robj
, false);
1308 if (likely(r
== 0)) {
1309 radeon_bo_kunmap(rdev
->vram_scratch
.robj
);
1310 radeon_bo_unpin(rdev
->vram_scratch
.robj
);
1311 radeon_bo_unreserve(rdev
->vram_scratch
.robj
);
1313 radeon_bo_unref(&rdev
->vram_scratch
.robj
);
1316 void r600_set_bios_scratch_engine_hung(struct radeon_device
*rdev
, bool hung
)
1318 u32 tmp
= RREG32(R600_BIOS_3_SCRATCH
);
1321 tmp
|= ATOM_S3_ASIC_GUI_ENGINE_HUNG
;
1323 tmp
&= ~ATOM_S3_ASIC_GUI_ENGINE_HUNG
;
1325 WREG32(R600_BIOS_3_SCRATCH
, tmp
);
1328 static void r600_print_gpu_status_regs(struct radeon_device
*rdev
)
1330 dev_info(rdev
->dev
, " R_008010_GRBM_STATUS = 0x%08X\n",
1331 RREG32(R_008010_GRBM_STATUS
));
1332 dev_info(rdev
->dev
, " R_008014_GRBM_STATUS2 = 0x%08X\n",
1333 RREG32(R_008014_GRBM_STATUS2
));
1334 dev_info(rdev
->dev
, " R_000E50_SRBM_STATUS = 0x%08X\n",
1335 RREG32(R_000E50_SRBM_STATUS
));
1336 dev_info(rdev
->dev
, " R_008674_CP_STALLED_STAT1 = 0x%08X\n",
1337 RREG32(CP_STALLED_STAT1
));
1338 dev_info(rdev
->dev
, " R_008678_CP_STALLED_STAT2 = 0x%08X\n",
1339 RREG32(CP_STALLED_STAT2
));
1340 dev_info(rdev
->dev
, " R_00867C_CP_BUSY_STAT = 0x%08X\n",
1341 RREG32(CP_BUSY_STAT
));
1342 dev_info(rdev
->dev
, " R_008680_CP_STAT = 0x%08X\n",
1344 dev_info(rdev
->dev
, " R_00D034_DMA_STATUS_REG = 0x%08X\n",
1345 RREG32(DMA_STATUS_REG
));
1348 static bool r600_is_display_hung(struct radeon_device
*rdev
)
1354 for (i
= 0; i
< rdev
->num_crtc
; i
++) {
1355 if (RREG32(AVIVO_D1CRTC_CONTROL
+ crtc_offsets
[i
]) & AVIVO_CRTC_EN
) {
1356 crtc_status
[i
] = RREG32(AVIVO_D1CRTC_STATUS_HV_COUNT
+ crtc_offsets
[i
]);
1357 crtc_hung
|= (1 << i
);
1361 for (j
= 0; j
< 10; j
++) {
1362 for (i
= 0; i
< rdev
->num_crtc
; i
++) {
1363 if (crtc_hung
& (1 << i
)) {
1364 tmp
= RREG32(AVIVO_D1CRTC_STATUS_HV_COUNT
+ crtc_offsets
[i
]);
1365 if (tmp
!= crtc_status
[i
])
1366 crtc_hung
&= ~(1 << i
);
1377 static u32
r600_gpu_check_soft_reset(struct radeon_device
*rdev
)
1383 tmp
= RREG32(R_008010_GRBM_STATUS
);
1384 if (rdev
->family
>= CHIP_RV770
) {
1385 if (G_008010_PA_BUSY(tmp
) | G_008010_SC_BUSY(tmp
) |
1386 G_008010_SH_BUSY(tmp
) | G_008010_SX_BUSY(tmp
) |
1387 G_008010_TA_BUSY(tmp
) | G_008010_VGT_BUSY(tmp
) |
1388 G_008010_DB03_BUSY(tmp
) | G_008010_CB03_BUSY(tmp
) |
1389 G_008010_SPI03_BUSY(tmp
) | G_008010_VGT_BUSY_NO_DMA(tmp
))
1390 reset_mask
|= RADEON_RESET_GFX
;
1392 if (G_008010_PA_BUSY(tmp
) | G_008010_SC_BUSY(tmp
) |
1393 G_008010_SH_BUSY(tmp
) | G_008010_SX_BUSY(tmp
) |
1394 G_008010_TA03_BUSY(tmp
) | G_008010_VGT_BUSY(tmp
) |
1395 G_008010_DB03_BUSY(tmp
) | G_008010_CB03_BUSY(tmp
) |
1396 G_008010_SPI03_BUSY(tmp
) | G_008010_VGT_BUSY_NO_DMA(tmp
))
1397 reset_mask
|= RADEON_RESET_GFX
;
1400 if (G_008010_CF_RQ_PENDING(tmp
) | G_008010_PF_RQ_PENDING(tmp
) |
1401 G_008010_CP_BUSY(tmp
) | G_008010_CP_COHERENCY_BUSY(tmp
))
1402 reset_mask
|= RADEON_RESET_CP
;
1404 if (G_008010_GRBM_EE_BUSY(tmp
))
1405 reset_mask
|= RADEON_RESET_GRBM
| RADEON_RESET_GFX
| RADEON_RESET_CP
;
1407 /* DMA_STATUS_REG */
1408 tmp
= RREG32(DMA_STATUS_REG
);
1409 if (!(tmp
& DMA_IDLE
))
1410 reset_mask
|= RADEON_RESET_DMA
;
1413 tmp
= RREG32(R_000E50_SRBM_STATUS
);
1414 if (G_000E50_RLC_RQ_PENDING(tmp
) | G_000E50_RLC_BUSY(tmp
))
1415 reset_mask
|= RADEON_RESET_RLC
;
1417 if (G_000E50_IH_BUSY(tmp
))
1418 reset_mask
|= RADEON_RESET_IH
;
1420 if (G_000E50_SEM_BUSY(tmp
))
1421 reset_mask
|= RADEON_RESET_SEM
;
1423 if (G_000E50_GRBM_RQ_PENDING(tmp
))
1424 reset_mask
|= RADEON_RESET_GRBM
;
1426 if (G_000E50_VMC_BUSY(tmp
))
1427 reset_mask
|= RADEON_RESET_VMC
;
1429 if (G_000E50_MCB_BUSY(tmp
) | G_000E50_MCDZ_BUSY(tmp
) |
1430 G_000E50_MCDY_BUSY(tmp
) | G_000E50_MCDX_BUSY(tmp
) |
1431 G_000E50_MCDW_BUSY(tmp
))
1432 reset_mask
|= RADEON_RESET_MC
;
1434 if (r600_is_display_hung(rdev
))
1435 reset_mask
|= RADEON_RESET_DISPLAY
;
1437 /* Skip MC reset as it's mostly likely not hung, just busy */
1438 if (reset_mask
& RADEON_RESET_MC
) {
1439 DRM_DEBUG("MC busy: 0x%08X, clearing.\n", reset_mask
);
1440 reset_mask
&= ~RADEON_RESET_MC
;
1446 static void r600_gpu_soft_reset(struct radeon_device
*rdev
, u32 reset_mask
)
1448 struct rv515_mc_save save
;
1449 u32 grbm_soft_reset
= 0, srbm_soft_reset
= 0;
1452 if (reset_mask
== 0)
1455 dev_info(rdev
->dev
, "GPU softreset: 0x%08X\n", reset_mask
);
1457 r600_print_gpu_status_regs(rdev
);
1459 /* Disable CP parsing/prefetching */
1460 if (rdev
->family
>= CHIP_RV770
)
1461 WREG32(R_0086D8_CP_ME_CNTL
, S_0086D8_CP_ME_HALT(1) | S_0086D8_CP_PFP_HALT(1));
1463 WREG32(R_0086D8_CP_ME_CNTL
, S_0086D8_CP_ME_HALT(1));
1465 /* disable the RLC */
1466 WREG32(RLC_CNTL
, 0);
1468 if (reset_mask
& RADEON_RESET_DMA
) {
1470 tmp
= RREG32(DMA_RB_CNTL
);
1471 tmp
&= ~DMA_RB_ENABLE
;
1472 WREG32(DMA_RB_CNTL
, tmp
);
1477 rv515_mc_stop(rdev
, &save
);
1478 if (r600_mc_wait_for_idle(rdev
)) {
1479 dev_warn(rdev
->dev
, "Wait for MC idle timedout !\n");
1482 if (reset_mask
& (RADEON_RESET_GFX
| RADEON_RESET_COMPUTE
)) {
1483 if (rdev
->family
>= CHIP_RV770
)
1484 grbm_soft_reset
|= S_008020_SOFT_RESET_DB(1) |
1485 S_008020_SOFT_RESET_CB(1) |
1486 S_008020_SOFT_RESET_PA(1) |
1487 S_008020_SOFT_RESET_SC(1) |
1488 S_008020_SOFT_RESET_SPI(1) |
1489 S_008020_SOFT_RESET_SX(1) |
1490 S_008020_SOFT_RESET_SH(1) |
1491 S_008020_SOFT_RESET_TC(1) |
1492 S_008020_SOFT_RESET_TA(1) |
1493 S_008020_SOFT_RESET_VC(1) |
1494 S_008020_SOFT_RESET_VGT(1);
1496 grbm_soft_reset
|= S_008020_SOFT_RESET_CR(1) |
1497 S_008020_SOFT_RESET_DB(1) |
1498 S_008020_SOFT_RESET_CB(1) |
1499 S_008020_SOFT_RESET_PA(1) |
1500 S_008020_SOFT_RESET_SC(1) |
1501 S_008020_SOFT_RESET_SMX(1) |
1502 S_008020_SOFT_RESET_SPI(1) |
1503 S_008020_SOFT_RESET_SX(1) |
1504 S_008020_SOFT_RESET_SH(1) |
1505 S_008020_SOFT_RESET_TC(1) |
1506 S_008020_SOFT_RESET_TA(1) |
1507 S_008020_SOFT_RESET_VC(1) |
1508 S_008020_SOFT_RESET_VGT(1);
1511 if (reset_mask
& RADEON_RESET_CP
) {
1512 grbm_soft_reset
|= S_008020_SOFT_RESET_CP(1) |
1513 S_008020_SOFT_RESET_VGT(1);
1515 srbm_soft_reset
|= S_000E60_SOFT_RESET_GRBM(1);
1518 if (reset_mask
& RADEON_RESET_DMA
) {
1519 if (rdev
->family
>= CHIP_RV770
)
1520 srbm_soft_reset
|= RV770_SOFT_RESET_DMA
;
1522 srbm_soft_reset
|= SOFT_RESET_DMA
;
1525 if (reset_mask
& RADEON_RESET_RLC
)
1526 srbm_soft_reset
|= S_000E60_SOFT_RESET_RLC(1);
1528 if (reset_mask
& RADEON_RESET_SEM
)
1529 srbm_soft_reset
|= S_000E60_SOFT_RESET_SEM(1);
1531 if (reset_mask
& RADEON_RESET_IH
)
1532 srbm_soft_reset
|= S_000E60_SOFT_RESET_IH(1);
1534 if (reset_mask
& RADEON_RESET_GRBM
)
1535 srbm_soft_reset
|= S_000E60_SOFT_RESET_GRBM(1);
1537 if (!(rdev
->flags
& RADEON_IS_IGP
)) {
1538 if (reset_mask
& RADEON_RESET_MC
)
1539 srbm_soft_reset
|= S_000E60_SOFT_RESET_MC(1);
1542 if (reset_mask
& RADEON_RESET_VMC
)
1543 srbm_soft_reset
|= S_000E60_SOFT_RESET_VMC(1);
1545 if (grbm_soft_reset
) {
1546 tmp
= RREG32(R_008020_GRBM_SOFT_RESET
);
1547 tmp
|= grbm_soft_reset
;
1548 dev_info(rdev
->dev
, "R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp
);
1549 WREG32(R_008020_GRBM_SOFT_RESET
, tmp
);
1550 tmp
= RREG32(R_008020_GRBM_SOFT_RESET
);
1554 tmp
&= ~grbm_soft_reset
;
1555 WREG32(R_008020_GRBM_SOFT_RESET
, tmp
);
1556 tmp
= RREG32(R_008020_GRBM_SOFT_RESET
);
1559 if (srbm_soft_reset
) {
1560 tmp
= RREG32(SRBM_SOFT_RESET
);
1561 tmp
|= srbm_soft_reset
;
1562 dev_info(rdev
->dev
, "SRBM_SOFT_RESET=0x%08X\n", tmp
);
1563 WREG32(SRBM_SOFT_RESET
, tmp
);
1564 tmp
= RREG32(SRBM_SOFT_RESET
);
1568 tmp
&= ~srbm_soft_reset
;
1569 WREG32(SRBM_SOFT_RESET
, tmp
);
1570 tmp
= RREG32(SRBM_SOFT_RESET
);
1573 /* Wait a little for things to settle down */
1576 rv515_mc_resume(rdev
, &save
);
1579 r600_print_gpu_status_regs(rdev
);
1582 int r600_asic_reset(struct radeon_device
*rdev
)
1586 reset_mask
= r600_gpu_check_soft_reset(rdev
);
1589 r600_set_bios_scratch_engine_hung(rdev
, true);
1591 r600_gpu_soft_reset(rdev
, reset_mask
);
1593 reset_mask
= r600_gpu_check_soft_reset(rdev
);
1596 r600_set_bios_scratch_engine_hung(rdev
, false);
1602 * r600_gfx_is_lockup - Check if the GFX engine is locked up
1604 * @rdev: radeon_device pointer
1605 * @ring: radeon_ring structure holding ring information
1607 * Check if the GFX engine is locked up.
1608 * Returns true if the engine appears to be locked up, false if not.
1610 bool r600_gfx_is_lockup(struct radeon_device
*rdev
, struct radeon_ring
*ring
)
1612 u32 reset_mask
= r600_gpu_check_soft_reset(rdev
);
1614 if (!(reset_mask
& (RADEON_RESET_GFX
|
1615 RADEON_RESET_COMPUTE
|
1616 RADEON_RESET_CP
))) {
1617 radeon_ring_lockup_update(ring
);
1620 /* force CP activities */
1621 radeon_ring_force_activity(rdev
, ring
);
1622 return radeon_ring_test_lockup(rdev
, ring
);
1626 * r600_dma_is_lockup - Check if the DMA engine is locked up
1628 * @rdev: radeon_device pointer
1629 * @ring: radeon_ring structure holding ring information
1631 * Check if the async DMA engine is locked up.
1632 * Returns true if the engine appears to be locked up, false if not.
1634 bool r600_dma_is_lockup(struct radeon_device
*rdev
, struct radeon_ring
*ring
)
1636 u32 reset_mask
= r600_gpu_check_soft_reset(rdev
);
1638 if (!(reset_mask
& RADEON_RESET_DMA
)) {
1639 radeon_ring_lockup_update(ring
);
1642 /* force ring activities */
1643 radeon_ring_force_activity(rdev
, ring
);
1644 return radeon_ring_test_lockup(rdev
, ring
);
1647 u32
r6xx_remap_render_backend(struct radeon_device
*rdev
,
1648 u32 tiling_pipe_num
,
1650 u32 total_max_rb_num
,
1651 u32 disabled_rb_mask
)
1653 u32 rendering_pipe_num
, rb_num_width
, req_rb_num
;
1654 u32 pipe_rb_ratio
, pipe_rb_remain
, tmp
;
1655 u32 data
= 0, mask
= 1 << (max_rb_num
- 1);
1658 /* mask out the RBs that don't exist on that asic */
1659 tmp
= disabled_rb_mask
| ((0xff << max_rb_num
) & 0xff);
1660 /* make sure at least one RB is available */
1661 if ((tmp
& 0xff) != 0xff)
1662 disabled_rb_mask
= tmp
;
1664 rendering_pipe_num
= 1 << tiling_pipe_num
;
1665 req_rb_num
= total_max_rb_num
- r600_count_pipe_bits(disabled_rb_mask
);
1666 BUG_ON(rendering_pipe_num
< req_rb_num
);
1668 pipe_rb_ratio
= rendering_pipe_num
/ req_rb_num
;
1669 pipe_rb_remain
= rendering_pipe_num
- pipe_rb_ratio
* req_rb_num
;
1671 if (rdev
->family
<= CHIP_RV740
) {
1679 for (i
= 0; i
< max_rb_num
; i
++) {
1680 if (!(mask
& disabled_rb_mask
)) {
1681 for (j
= 0; j
< pipe_rb_ratio
; j
++) {
1682 data
<<= rb_num_width
;
1683 data
|= max_rb_num
- i
- 1;
1685 if (pipe_rb_remain
) {
1686 data
<<= rb_num_width
;
1687 data
|= max_rb_num
- i
- 1;
1697 int r600_count_pipe_bits(uint32_t val
)
1699 return hweight32(val
);
1702 static void r600_gpu_init(struct radeon_device
*rdev
)
1706 u32 cc_rb_backend_disable
;
1707 u32 cc_gc_shader_pipe_config
;
1711 u32 sq_gpr_resource_mgmt_1
= 0;
1712 u32 sq_gpr_resource_mgmt_2
= 0;
1713 u32 sq_thread_resource_mgmt
= 0;
1714 u32 sq_stack_resource_mgmt_1
= 0;
1715 u32 sq_stack_resource_mgmt_2
= 0;
1716 u32 disabled_rb_mask
;
1718 rdev
->config
.r600
.tiling_group_size
= 256;
1719 switch (rdev
->family
) {
1721 rdev
->config
.r600
.max_pipes
= 4;
1722 rdev
->config
.r600
.max_tile_pipes
= 8;
1723 rdev
->config
.r600
.max_simds
= 4;
1724 rdev
->config
.r600
.max_backends
= 4;
1725 rdev
->config
.r600
.max_gprs
= 256;
1726 rdev
->config
.r600
.max_threads
= 192;
1727 rdev
->config
.r600
.max_stack_entries
= 256;
1728 rdev
->config
.r600
.max_hw_contexts
= 8;
1729 rdev
->config
.r600
.max_gs_threads
= 16;
1730 rdev
->config
.r600
.sx_max_export_size
= 128;
1731 rdev
->config
.r600
.sx_max_export_pos_size
= 16;
1732 rdev
->config
.r600
.sx_max_export_smx_size
= 128;
1733 rdev
->config
.r600
.sq_num_cf_insts
= 2;
1737 rdev
->config
.r600
.max_pipes
= 2;
1738 rdev
->config
.r600
.max_tile_pipes
= 2;
1739 rdev
->config
.r600
.max_simds
= 3;
1740 rdev
->config
.r600
.max_backends
= 1;
1741 rdev
->config
.r600
.max_gprs
= 128;
1742 rdev
->config
.r600
.max_threads
= 192;
1743 rdev
->config
.r600
.max_stack_entries
= 128;
1744 rdev
->config
.r600
.max_hw_contexts
= 8;
1745 rdev
->config
.r600
.max_gs_threads
= 4;
1746 rdev
->config
.r600
.sx_max_export_size
= 128;
1747 rdev
->config
.r600
.sx_max_export_pos_size
= 16;
1748 rdev
->config
.r600
.sx_max_export_smx_size
= 128;
1749 rdev
->config
.r600
.sq_num_cf_insts
= 2;
1755 rdev
->config
.r600
.max_pipes
= 1;
1756 rdev
->config
.r600
.max_tile_pipes
= 1;
1757 rdev
->config
.r600
.max_simds
= 2;
1758 rdev
->config
.r600
.max_backends
= 1;
1759 rdev
->config
.r600
.max_gprs
= 128;
1760 rdev
->config
.r600
.max_threads
= 192;
1761 rdev
->config
.r600
.max_stack_entries
= 128;
1762 rdev
->config
.r600
.max_hw_contexts
= 4;
1763 rdev
->config
.r600
.max_gs_threads
= 4;
1764 rdev
->config
.r600
.sx_max_export_size
= 128;
1765 rdev
->config
.r600
.sx_max_export_pos_size
= 16;
1766 rdev
->config
.r600
.sx_max_export_smx_size
= 128;
1767 rdev
->config
.r600
.sq_num_cf_insts
= 1;
1770 rdev
->config
.r600
.max_pipes
= 4;
1771 rdev
->config
.r600
.max_tile_pipes
= 4;
1772 rdev
->config
.r600
.max_simds
= 4;
1773 rdev
->config
.r600
.max_backends
= 4;
1774 rdev
->config
.r600
.max_gprs
= 192;
1775 rdev
->config
.r600
.max_threads
= 192;
1776 rdev
->config
.r600
.max_stack_entries
= 256;
1777 rdev
->config
.r600
.max_hw_contexts
= 8;
1778 rdev
->config
.r600
.max_gs_threads
= 16;
1779 rdev
->config
.r600
.sx_max_export_size
= 128;
1780 rdev
->config
.r600
.sx_max_export_pos_size
= 16;
1781 rdev
->config
.r600
.sx_max_export_smx_size
= 128;
1782 rdev
->config
.r600
.sq_num_cf_insts
= 2;
1788 /* Initialize HDP */
1789 for (i
= 0, j
= 0; i
< 32; i
++, j
+= 0x18) {
1790 WREG32((0x2c14 + j
), 0x00000000);
1791 WREG32((0x2c18 + j
), 0x00000000);
1792 WREG32((0x2c1c + j
), 0x00000000);
1793 WREG32((0x2c20 + j
), 0x00000000);
1794 WREG32((0x2c24 + j
), 0x00000000);
1797 WREG32(GRBM_CNTL
, GRBM_READ_TIMEOUT(0xff));
1801 ramcfg
= RREG32(RAMCFG
);
1802 switch (rdev
->config
.r600
.max_tile_pipes
) {
1804 tiling_config
|= PIPE_TILING(0);
1807 tiling_config
|= PIPE_TILING(1);
1810 tiling_config
|= PIPE_TILING(2);
1813 tiling_config
|= PIPE_TILING(3);
1818 rdev
->config
.r600
.tiling_npipes
= rdev
->config
.r600
.max_tile_pipes
;
1819 rdev
->config
.r600
.tiling_nbanks
= 4 << ((ramcfg
& NOOFBANK_MASK
) >> NOOFBANK_SHIFT
);
1820 tiling_config
|= BANK_TILING((ramcfg
& NOOFBANK_MASK
) >> NOOFBANK_SHIFT
);
1821 tiling_config
|= GROUP_SIZE((ramcfg
& BURSTLENGTH_MASK
) >> BURSTLENGTH_SHIFT
);
1823 tmp
= (ramcfg
& NOOFROWS_MASK
) >> NOOFROWS_SHIFT
;
1825 tiling_config
|= ROW_TILING(3);
1826 tiling_config
|= SAMPLE_SPLIT(3);
1828 tiling_config
|= ROW_TILING(tmp
);
1829 tiling_config
|= SAMPLE_SPLIT(tmp
);
1831 tiling_config
|= BANK_SWAPS(1);
1833 cc_rb_backend_disable
= RREG32(CC_RB_BACKEND_DISABLE
) & 0x00ff0000;
1834 tmp
= R6XX_MAX_BACKENDS
-
1835 r600_count_pipe_bits((cc_rb_backend_disable
>> 16) & R6XX_MAX_BACKENDS_MASK
);
1836 if (tmp
< rdev
->config
.r600
.max_backends
) {
1837 rdev
->config
.r600
.max_backends
= tmp
;
1840 cc_gc_shader_pipe_config
= RREG32(CC_GC_SHADER_PIPE_CONFIG
) & 0x00ffff00;
1841 tmp
= R6XX_MAX_PIPES
-
1842 r600_count_pipe_bits((cc_gc_shader_pipe_config
>> 8) & R6XX_MAX_PIPES_MASK
);
1843 if (tmp
< rdev
->config
.r600
.max_pipes
) {
1844 rdev
->config
.r600
.max_pipes
= tmp
;
1846 tmp
= R6XX_MAX_SIMDS
-
1847 r600_count_pipe_bits((cc_gc_shader_pipe_config
>> 16) & R6XX_MAX_SIMDS_MASK
);
1848 if (tmp
< rdev
->config
.r600
.max_simds
) {
1849 rdev
->config
.r600
.max_simds
= tmp
;
1852 disabled_rb_mask
= (RREG32(CC_RB_BACKEND_DISABLE
) >> 16) & R6XX_MAX_BACKENDS_MASK
;
1853 tmp
= (tiling_config
& PIPE_TILING__MASK
) >> PIPE_TILING__SHIFT
;
1854 tmp
= r6xx_remap_render_backend(rdev
, tmp
, rdev
->config
.r600
.max_backends
,
1855 R6XX_MAX_BACKENDS
, disabled_rb_mask
);
1856 tiling_config
|= tmp
<< 16;
1857 rdev
->config
.r600
.backend_map
= tmp
;
1859 rdev
->config
.r600
.tile_config
= tiling_config
;
1860 WREG32(GB_TILING_CONFIG
, tiling_config
);
1861 WREG32(DCP_TILING_CONFIG
, tiling_config
& 0xffff);
1862 WREG32(HDP_TILING_CONFIG
, tiling_config
& 0xffff);
1863 WREG32(DMA_TILING_CONFIG
, tiling_config
& 0xffff);
1865 tmp
= R6XX_MAX_PIPES
- r600_count_pipe_bits((cc_gc_shader_pipe_config
& INACTIVE_QD_PIPES_MASK
) >> 8);
1866 WREG32(VGT_OUT_DEALLOC_CNTL
, (tmp
* 4) & DEALLOC_DIST_MASK
);
1867 WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL
, ((tmp
* 4) - 2) & VTX_REUSE_DEPTH_MASK
);
1869 /* Setup some CP states */
1870 WREG32(CP_QUEUE_THRESHOLDS
, (ROQ_IB1_START(0x16) | ROQ_IB2_START(0x2b)));
1871 WREG32(CP_MEQ_THRESHOLDS
, (MEQ_END(0x40) | ROQ_END(0x40)));
1873 WREG32(TA_CNTL_AUX
, (DISABLE_CUBE_ANISO
| SYNC_GRADIENT
|
1874 SYNC_WALKER
| SYNC_ALIGNER
));
1875 /* Setup various GPU states */
1876 if (rdev
->family
== CHIP_RV670
)
1877 WREG32(ARB_GDEC_RD_CNTL
, 0x00000021);
1879 tmp
= RREG32(SX_DEBUG_1
);
1880 tmp
|= SMX_EVENT_RELEASE
;
1881 if ((rdev
->family
> CHIP_R600
))
1882 tmp
|= ENABLE_NEW_SMX_ADDRESS
;
1883 WREG32(SX_DEBUG_1
, tmp
);
1885 if (((rdev
->family
) == CHIP_R600
) ||
1886 ((rdev
->family
) == CHIP_RV630
) ||
1887 ((rdev
->family
) == CHIP_RV610
) ||
1888 ((rdev
->family
) == CHIP_RV620
) ||
1889 ((rdev
->family
) == CHIP_RS780
) ||
1890 ((rdev
->family
) == CHIP_RS880
)) {
1891 WREG32(DB_DEBUG
, PREZ_MUST_WAIT_FOR_POSTZ_DONE
);
1893 WREG32(DB_DEBUG
, 0);
1895 WREG32(DB_WATERMARKS
, (DEPTH_FREE(4) | DEPTH_CACHELINE_FREE(16) |
1896 DEPTH_FLUSH(16) | DEPTH_PENDING_FREE(4)));
1898 WREG32(PA_SC_MULTI_CHIP_CNTL
, 0);
1899 WREG32(VGT_NUM_INSTANCES
, 0);
1901 WREG32(SPI_CONFIG_CNTL
, GPR_WRITE_PRIORITY(0));
1902 WREG32(SPI_CONFIG_CNTL_1
, VTX_DONE_DELAY(0));
1904 tmp
= RREG32(SQ_MS_FIFO_SIZES
);
1905 if (((rdev
->family
) == CHIP_RV610
) ||
1906 ((rdev
->family
) == CHIP_RV620
) ||
1907 ((rdev
->family
) == CHIP_RS780
) ||
1908 ((rdev
->family
) == CHIP_RS880
)) {
1909 tmp
= (CACHE_FIFO_SIZE(0xa) |
1910 FETCH_FIFO_HIWATER(0xa) |
1911 DONE_FIFO_HIWATER(0xe0) |
1912 ALU_UPDATE_FIFO_HIWATER(0x8));
1913 } else if (((rdev
->family
) == CHIP_R600
) ||
1914 ((rdev
->family
) == CHIP_RV630
)) {
1915 tmp
&= ~DONE_FIFO_HIWATER(0xff);
1916 tmp
|= DONE_FIFO_HIWATER(0x4);
1918 WREG32(SQ_MS_FIFO_SIZES
, tmp
);
1920 /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
1921 * should be adjusted as needed by the 2D/3D drivers. This just sets default values
1923 sq_config
= RREG32(SQ_CONFIG
);
1924 sq_config
&= ~(PS_PRIO(3) |
1928 sq_config
|= (DX9_CONSTS
|
1935 if ((rdev
->family
) == CHIP_R600
) {
1936 sq_gpr_resource_mgmt_1
= (NUM_PS_GPRS(124) |
1938 NUM_CLAUSE_TEMP_GPRS(4));
1939 sq_gpr_resource_mgmt_2
= (NUM_GS_GPRS(0) |
1941 sq_thread_resource_mgmt
= (NUM_PS_THREADS(136) |
1942 NUM_VS_THREADS(48) |
1945 sq_stack_resource_mgmt_1
= (NUM_PS_STACK_ENTRIES(128) |
1946 NUM_VS_STACK_ENTRIES(128));
1947 sq_stack_resource_mgmt_2
= (NUM_GS_STACK_ENTRIES(0) |
1948 NUM_ES_STACK_ENTRIES(0));
1949 } else if (((rdev
->family
) == CHIP_RV610
) ||
1950 ((rdev
->family
) == CHIP_RV620
) ||
1951 ((rdev
->family
) == CHIP_RS780
) ||
1952 ((rdev
->family
) == CHIP_RS880
)) {
1953 /* no vertex cache */
1954 sq_config
&= ~VC_ENABLE
;
1956 sq_gpr_resource_mgmt_1
= (NUM_PS_GPRS(44) |
1958 NUM_CLAUSE_TEMP_GPRS(2));
1959 sq_gpr_resource_mgmt_2
= (NUM_GS_GPRS(17) |
1961 sq_thread_resource_mgmt
= (NUM_PS_THREADS(79) |
1962 NUM_VS_THREADS(78) |
1964 NUM_ES_THREADS(31));
1965 sq_stack_resource_mgmt_1
= (NUM_PS_STACK_ENTRIES(40) |
1966 NUM_VS_STACK_ENTRIES(40));
1967 sq_stack_resource_mgmt_2
= (NUM_GS_STACK_ENTRIES(32) |
1968 NUM_ES_STACK_ENTRIES(16));
1969 } else if (((rdev
->family
) == CHIP_RV630
) ||
1970 ((rdev
->family
) == CHIP_RV635
)) {
1971 sq_gpr_resource_mgmt_1
= (NUM_PS_GPRS(44) |
1973 NUM_CLAUSE_TEMP_GPRS(2));
1974 sq_gpr_resource_mgmt_2
= (NUM_GS_GPRS(18) |
1976 sq_thread_resource_mgmt
= (NUM_PS_THREADS(79) |
1977 NUM_VS_THREADS(78) |
1979 NUM_ES_THREADS(31));
1980 sq_stack_resource_mgmt_1
= (NUM_PS_STACK_ENTRIES(40) |
1981 NUM_VS_STACK_ENTRIES(40));
1982 sq_stack_resource_mgmt_2
= (NUM_GS_STACK_ENTRIES(32) |
1983 NUM_ES_STACK_ENTRIES(16));
1984 } else if ((rdev
->family
) == CHIP_RV670
) {
1985 sq_gpr_resource_mgmt_1
= (NUM_PS_GPRS(44) |
1987 NUM_CLAUSE_TEMP_GPRS(2));
1988 sq_gpr_resource_mgmt_2
= (NUM_GS_GPRS(17) |
1990 sq_thread_resource_mgmt
= (NUM_PS_THREADS(79) |
1991 NUM_VS_THREADS(78) |
1993 NUM_ES_THREADS(31));
1994 sq_stack_resource_mgmt_1
= (NUM_PS_STACK_ENTRIES(64) |
1995 NUM_VS_STACK_ENTRIES(64));
1996 sq_stack_resource_mgmt_2
= (NUM_GS_STACK_ENTRIES(64) |
1997 NUM_ES_STACK_ENTRIES(64));
2000 WREG32(SQ_CONFIG
, sq_config
);
2001 WREG32(SQ_GPR_RESOURCE_MGMT_1
, sq_gpr_resource_mgmt_1
);
2002 WREG32(SQ_GPR_RESOURCE_MGMT_2
, sq_gpr_resource_mgmt_2
);
2003 WREG32(SQ_THREAD_RESOURCE_MGMT
, sq_thread_resource_mgmt
);
2004 WREG32(SQ_STACK_RESOURCE_MGMT_1
, sq_stack_resource_mgmt_1
);
2005 WREG32(SQ_STACK_RESOURCE_MGMT_2
, sq_stack_resource_mgmt_2
);
2007 if (((rdev
->family
) == CHIP_RV610
) ||
2008 ((rdev
->family
) == CHIP_RV620
) ||
2009 ((rdev
->family
) == CHIP_RS780
) ||
2010 ((rdev
->family
) == CHIP_RS880
)) {
2011 WREG32(VGT_CACHE_INVALIDATION
, CACHE_INVALIDATION(TC_ONLY
));
2013 WREG32(VGT_CACHE_INVALIDATION
, CACHE_INVALIDATION(VC_AND_TC
));
2016 /* More default values. 2D/3D driver should adjust as needed */
2017 WREG32(PA_SC_AA_SAMPLE_LOCS_2S
, (S0_X(0xc) | S0_Y(0x4) |
2018 S1_X(0x4) | S1_Y(0xc)));
2019 WREG32(PA_SC_AA_SAMPLE_LOCS_4S
, (S0_X(0xe) | S0_Y(0xe) |
2020 S1_X(0x2) | S1_Y(0x2) |
2021 S2_X(0xa) | S2_Y(0x6) |
2022 S3_X(0x6) | S3_Y(0xa)));
2023 WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD0
, (S0_X(0xe) | S0_Y(0xb) |
2024 S1_X(0x4) | S1_Y(0xc) |
2025 S2_X(0x1) | S2_Y(0x6) |
2026 S3_X(0xa) | S3_Y(0xe)));
2027 WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD1
, (S4_X(0x6) | S4_Y(0x1) |
2028 S5_X(0x0) | S5_Y(0x0) |
2029 S6_X(0xb) | S6_Y(0x4) |
2030 S7_X(0x7) | S7_Y(0x8)));
2032 WREG32(VGT_STRMOUT_EN
, 0);
2033 tmp
= rdev
->config
.r600
.max_pipes
* 16;
2034 switch (rdev
->family
) {
2050 WREG32(VGT_ES_PER_GS
, 128);
2051 WREG32(VGT_GS_PER_ES
, tmp
);
2052 WREG32(VGT_GS_PER_VS
, 2);
2053 WREG32(VGT_GS_VERTEX_REUSE
, 16);
2055 /* more default values. 2D/3D driver should adjust as needed */
2056 WREG32(PA_SC_LINE_STIPPLE_STATE
, 0);
2057 WREG32(VGT_STRMOUT_EN
, 0);
2059 WREG32(PA_SC_MODE_CNTL
, 0);
2060 WREG32(PA_SC_AA_CONFIG
, 0);
2061 WREG32(PA_SC_LINE_STIPPLE
, 0);
2062 WREG32(SPI_INPUT_Z
, 0);
2063 WREG32(SPI_PS_IN_CONTROL_0
, NUM_INTERP(2));
2064 WREG32(CB_COLOR7_FRAG
, 0);
2066 /* Clear render buffer base addresses */
2067 WREG32(CB_COLOR0_BASE
, 0);
2068 WREG32(CB_COLOR1_BASE
, 0);
2069 WREG32(CB_COLOR2_BASE
, 0);
2070 WREG32(CB_COLOR3_BASE
, 0);
2071 WREG32(CB_COLOR4_BASE
, 0);
2072 WREG32(CB_COLOR5_BASE
, 0);
2073 WREG32(CB_COLOR6_BASE
, 0);
2074 WREG32(CB_COLOR7_BASE
, 0);
2075 WREG32(CB_COLOR7_FRAG
, 0);
2077 switch (rdev
->family
) {
2082 tmp
= TC_L2_SIZE(8);
2086 tmp
= TC_L2_SIZE(4);
2089 tmp
= TC_L2_SIZE(0) | L2_DISABLE_LATE_HIT
;
2092 tmp
= TC_L2_SIZE(0);
2095 WREG32(TC_CNTL
, tmp
);
2097 tmp
= RREG32(HDP_HOST_PATH_CNTL
);
2098 WREG32(HDP_HOST_PATH_CNTL
, tmp
);
2100 tmp
= RREG32(ARB_POP
);
2101 tmp
|= ENABLE_TC128
;
2102 WREG32(ARB_POP
, tmp
);
2104 WREG32(PA_SC_MULTI_CHIP_CNTL
, 0);
2105 WREG32(PA_CL_ENHANCE
, (CLIP_VTX_REORDER_ENA
|
2107 WREG32(PA_SC_ENHANCE
, FORCE_EOV_MAX_CLK_CNT(4095));
2108 WREG32(VC_ENHANCE
, 0);
2113 * Indirect registers accessor
2115 u32
r600_pciep_rreg(struct radeon_device
*rdev
, u32 reg
)
2119 WREG32(PCIE_PORT_INDEX
, ((reg
) & 0xff));
2120 (void)RREG32(PCIE_PORT_INDEX
);
2121 r
= RREG32(PCIE_PORT_DATA
);
2125 void r600_pciep_wreg(struct radeon_device
*rdev
, u32 reg
, u32 v
)
2127 WREG32(PCIE_PORT_INDEX
, ((reg
) & 0xff));
2128 (void)RREG32(PCIE_PORT_INDEX
);
2129 WREG32(PCIE_PORT_DATA
, (v
));
2130 (void)RREG32(PCIE_PORT_DATA
);
2136 void r600_cp_stop(struct radeon_device
*rdev
)
2138 radeon_ttm_set_active_vram_size(rdev
, rdev
->mc
.visible_vram_size
);
2139 WREG32(R_0086D8_CP_ME_CNTL
, S_0086D8_CP_ME_HALT(1));
2140 WREG32(SCRATCH_UMSK
, 0);
2141 rdev
->ring
[RADEON_RING_TYPE_GFX_INDEX
].ready
= false;
2144 int r600_init_microcode(struct radeon_device
*rdev
)
2146 const char *chip_name
;
2147 const char *rlc_chip_name
;
2148 const char *smc_chip_name
= "RV770";
2149 size_t pfp_req_size
, me_req_size
, rlc_req_size
, smc_req_size
= 0;
2155 switch (rdev
->family
) {
2158 rlc_chip_name
= "R600";
2161 chip_name
= "RV610";
2162 rlc_chip_name
= "R600";
2165 chip_name
= "RV630";
2166 rlc_chip_name
= "R600";
2169 chip_name
= "RV620";
2170 rlc_chip_name
= "R600";
2173 chip_name
= "RV635";
2174 rlc_chip_name
= "R600";
2177 chip_name
= "RV670";
2178 rlc_chip_name
= "R600";
2182 chip_name
= "RS780";
2183 rlc_chip_name
= "R600";
2186 chip_name
= "RV770";
2187 rlc_chip_name
= "R700";
2188 smc_chip_name
= "RV770";
2189 smc_req_size
= ALIGN(RV770_SMC_UCODE_SIZE
, 4);
2192 chip_name
= "RV730";
2193 rlc_chip_name
= "R700";
2194 smc_chip_name
= "RV730";
2195 smc_req_size
= ALIGN(RV730_SMC_UCODE_SIZE
, 4);
2198 chip_name
= "RV710";
2199 rlc_chip_name
= "R700";
2200 smc_chip_name
= "RV710";
2201 smc_req_size
= ALIGN(RV710_SMC_UCODE_SIZE
, 4);
2204 chip_name
= "RV730";
2205 rlc_chip_name
= "R700";
2206 smc_chip_name
= "RV740";
2207 smc_req_size
= ALIGN(RV740_SMC_UCODE_SIZE
, 4);
2210 chip_name
= "CEDAR";
2211 rlc_chip_name
= "CEDAR";
2212 smc_chip_name
= "CEDAR";
2213 smc_req_size
= ALIGN(CEDAR_SMC_UCODE_SIZE
, 4);
2216 chip_name
= "REDWOOD";
2217 rlc_chip_name
= "REDWOOD";
2218 smc_chip_name
= "REDWOOD";
2219 smc_req_size
= ALIGN(REDWOOD_SMC_UCODE_SIZE
, 4);
2222 chip_name
= "JUNIPER";
2223 rlc_chip_name
= "JUNIPER";
2224 smc_chip_name
= "JUNIPER";
2225 smc_req_size
= ALIGN(JUNIPER_SMC_UCODE_SIZE
, 4);
2229 chip_name
= "CYPRESS";
2230 rlc_chip_name
= "CYPRESS";
2231 smc_chip_name
= "CYPRESS";
2232 smc_req_size
= ALIGN(CYPRESS_SMC_UCODE_SIZE
, 4);
2236 rlc_chip_name
= "SUMO";
2240 rlc_chip_name
= "SUMO";
2243 chip_name
= "SUMO2";
2244 rlc_chip_name
= "SUMO";
2249 if (rdev
->family
>= CHIP_CEDAR
) {
2250 pfp_req_size
= EVERGREEN_PFP_UCODE_SIZE
* 4;
2251 me_req_size
= EVERGREEN_PM4_UCODE_SIZE
* 4;
2252 rlc_req_size
= EVERGREEN_RLC_UCODE_SIZE
* 4;
2253 } else if (rdev
->family
>= CHIP_RV770
) {
2254 pfp_req_size
= R700_PFP_UCODE_SIZE
* 4;
2255 me_req_size
= R700_PM4_UCODE_SIZE
* 4;
2256 rlc_req_size
= R700_RLC_UCODE_SIZE
* 4;
2258 pfp_req_size
= R600_PFP_UCODE_SIZE
* 4;
2259 me_req_size
= R600_PM4_UCODE_SIZE
* 12;
2260 rlc_req_size
= R600_RLC_UCODE_SIZE
* 4;
2263 DRM_INFO("Loading %s Microcode\n", chip_name
);
2265 snprintf(fw_name
, sizeof(fw_name
), "radeon/%s_pfp.bin", chip_name
);
2266 err
= request_firmware(&rdev
->pfp_fw
, fw_name
, rdev
->dev
);
2269 if (rdev
->pfp_fw
->size
!= pfp_req_size
) {
2271 "r600_cp: Bogus length %zu in firmware \"%s\"\n",
2272 rdev
->pfp_fw
->size
, fw_name
);
2277 snprintf(fw_name
, sizeof(fw_name
), "radeon/%s_me.bin", chip_name
);
2278 err
= request_firmware(&rdev
->me_fw
, fw_name
, rdev
->dev
);
2281 if (rdev
->me_fw
->size
!= me_req_size
) {
2283 "r600_cp: Bogus length %zu in firmware \"%s\"\n",
2284 rdev
->me_fw
->size
, fw_name
);
2288 snprintf(fw_name
, sizeof(fw_name
), "radeon/%s_rlc.bin", rlc_chip_name
);
2289 err
= request_firmware(&rdev
->rlc_fw
, fw_name
, rdev
->dev
);
2292 if (rdev
->rlc_fw
->size
!= rlc_req_size
) {
2294 "r600_rlc: Bogus length %zu in firmware \"%s\"\n",
2295 rdev
->rlc_fw
->size
, fw_name
);
2299 if ((rdev
->family
>= CHIP_RV770
) && (rdev
->family
<= CHIP_HEMLOCK
)) {
2300 snprintf(fw_name
, sizeof(fw_name
), "radeon/%s_smc.bin", smc_chip_name
);
2301 err
= request_firmware(&rdev
->smc_fw
, fw_name
, rdev
->dev
);
2304 if (rdev
->smc_fw
->size
!= smc_req_size
) {
2306 "smc: Bogus length %zu in firmware \"%s\"\n",
2307 rdev
->smc_fw
->size
, fw_name
);
2316 "r600_cp: Failed to load firmware \"%s\"\n",
2318 release_firmware(rdev
->pfp_fw
);
2319 rdev
->pfp_fw
= NULL
;
2320 release_firmware(rdev
->me_fw
);
2322 release_firmware(rdev
->rlc_fw
);
2323 rdev
->rlc_fw
= NULL
;
2324 release_firmware(rdev
->smc_fw
);
2325 rdev
->smc_fw
= NULL
;
2330 static int r600_cp_load_microcode(struct radeon_device
*rdev
)
2332 const __be32
*fw_data
;
2335 if (!rdev
->me_fw
|| !rdev
->pfp_fw
)
2344 RB_NO_UPDATE
| RB_BLKSZ(15) | RB_BUFSZ(3));
2347 WREG32(GRBM_SOFT_RESET
, SOFT_RESET_CP
);
2348 RREG32(GRBM_SOFT_RESET
);
2350 WREG32(GRBM_SOFT_RESET
, 0);
2352 WREG32(CP_ME_RAM_WADDR
, 0);
2354 fw_data
= (const __be32
*)rdev
->me_fw
->data
;
2355 WREG32(CP_ME_RAM_WADDR
, 0);
2356 for (i
= 0; i
< R600_PM4_UCODE_SIZE
* 3; i
++)
2357 WREG32(CP_ME_RAM_DATA
,
2358 be32_to_cpup(fw_data
++));
2360 fw_data
= (const __be32
*)rdev
->pfp_fw
->data
;
2361 WREG32(CP_PFP_UCODE_ADDR
, 0);
2362 for (i
= 0; i
< R600_PFP_UCODE_SIZE
; i
++)
2363 WREG32(CP_PFP_UCODE_DATA
,
2364 be32_to_cpup(fw_data
++));
2366 WREG32(CP_PFP_UCODE_ADDR
, 0);
2367 WREG32(CP_ME_RAM_WADDR
, 0);
2368 WREG32(CP_ME_RAM_RADDR
, 0);
2372 int r600_cp_start(struct radeon_device
*rdev
)
2374 struct radeon_ring
*ring
= &rdev
->ring
[RADEON_RING_TYPE_GFX_INDEX
];
2378 r
= radeon_ring_lock(rdev
, ring
, 7);
2380 DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r
);
2383 radeon_ring_write(ring
, PACKET3(PACKET3_ME_INITIALIZE
, 5));
2384 radeon_ring_write(ring
, 0x1);
2385 if (rdev
->family
>= CHIP_RV770
) {
2386 radeon_ring_write(ring
, 0x0);
2387 radeon_ring_write(ring
, rdev
->config
.rv770
.max_hw_contexts
- 1);
2389 radeon_ring_write(ring
, 0x3);
2390 radeon_ring_write(ring
, rdev
->config
.r600
.max_hw_contexts
- 1);
2392 radeon_ring_write(ring
, PACKET3_ME_INITIALIZE_DEVICE_ID(1));
2393 radeon_ring_write(ring
, 0);
2394 radeon_ring_write(ring
, 0);
2395 radeon_ring_unlock_commit(rdev
, ring
);
2398 WREG32(R_0086D8_CP_ME_CNTL
, cp_me
);
2402 int r600_cp_resume(struct radeon_device
*rdev
)
2404 struct radeon_ring
*ring
= &rdev
->ring
[RADEON_RING_TYPE_GFX_INDEX
];
2410 WREG32(GRBM_SOFT_RESET
, SOFT_RESET_CP
);
2411 RREG32(GRBM_SOFT_RESET
);
2413 WREG32(GRBM_SOFT_RESET
, 0);
2415 /* Set ring buffer size */
2416 rb_bufsz
= drm_order(ring
->ring_size
/ 8);
2417 tmp
= (drm_order(RADEON_GPU_PAGE_SIZE
/8) << 8) | rb_bufsz
;
2419 tmp
|= BUF_SWAP_32BIT
;
2421 WREG32(CP_RB_CNTL
, tmp
);
2422 WREG32(CP_SEM_WAIT_TIMER
, 0x0);
2424 /* Set the write pointer delay */
2425 WREG32(CP_RB_WPTR_DELAY
, 0);
2427 /* Initialize the ring buffer's read and write pointers */
2428 WREG32(CP_RB_CNTL
, tmp
| RB_RPTR_WR_ENA
);
2429 WREG32(CP_RB_RPTR_WR
, 0);
2431 WREG32(CP_RB_WPTR
, ring
->wptr
);
2433 /* set the wb address whether it's enabled or not */
2434 WREG32(CP_RB_RPTR_ADDR
,
2435 ((rdev
->wb
.gpu_addr
+ RADEON_WB_CP_RPTR_OFFSET
) & 0xFFFFFFFC));
2436 WREG32(CP_RB_RPTR_ADDR_HI
, upper_32_bits(rdev
->wb
.gpu_addr
+ RADEON_WB_CP_RPTR_OFFSET
) & 0xFF);
2437 WREG32(SCRATCH_ADDR
, ((rdev
->wb
.gpu_addr
+ RADEON_WB_SCRATCH_OFFSET
) >> 8) & 0xFFFFFFFF);
2439 if (rdev
->wb
.enabled
)
2440 WREG32(SCRATCH_UMSK
, 0xff);
2442 tmp
|= RB_NO_UPDATE
;
2443 WREG32(SCRATCH_UMSK
, 0);
2447 WREG32(CP_RB_CNTL
, tmp
);
2449 WREG32(CP_RB_BASE
, ring
->gpu_addr
>> 8);
2450 WREG32(CP_DEBUG
, (1 << 27) | (1 << 28));
2452 ring
->rptr
= RREG32(CP_RB_RPTR
);
2454 r600_cp_start(rdev
);
2456 r
= radeon_ring_test(rdev
, RADEON_RING_TYPE_GFX_INDEX
, ring
);
2458 ring
->ready
= false;
2464 void r600_ring_init(struct radeon_device
*rdev
, struct radeon_ring
*ring
, unsigned ring_size
)
2469 /* Align ring size */
2470 rb_bufsz
= drm_order(ring_size
/ 8);
2471 ring_size
= (1 << (rb_bufsz
+ 1)) * 4;
2472 ring
->ring_size
= ring_size
;
2473 ring
->align_mask
= 16 - 1;
2475 if (radeon_ring_supports_scratch_reg(rdev
, ring
)) {
2476 r
= radeon_scratch_get(rdev
, &ring
->rptr_save_reg
);
2478 DRM_ERROR("failed to get scratch reg for rptr save (%d).\n", r
);
2479 ring
->rptr_save_reg
= 0;
2484 void r600_cp_fini(struct radeon_device
*rdev
)
2486 struct radeon_ring
*ring
= &rdev
->ring
[RADEON_RING_TYPE_GFX_INDEX
];
2488 radeon_ring_fini(rdev
, ring
);
2489 radeon_scratch_free(rdev
, ring
->rptr_save_reg
);
2494 * Starting with R600, the GPU has an asynchronous
2495 * DMA engine. The programming model is very similar
2496 * to the 3D engine (ring buffer, IBs, etc.), but the
2497 * DMA controller has it's own packet format that is
2498 * different form the PM4 format used by the 3D engine.
2499 * It supports copying data, writing embedded data,
2500 * solid fills, and a number of other things. It also
2501 * has support for tiling/detiling of buffers.
2504 * r600_dma_stop - stop the async dma engine
2506 * @rdev: radeon_device pointer
2508 * Stop the async dma engine (r6xx-evergreen).
2510 void r600_dma_stop(struct radeon_device
*rdev
)
2512 u32 rb_cntl
= RREG32(DMA_RB_CNTL
);
2514 radeon_ttm_set_active_vram_size(rdev
, rdev
->mc
.visible_vram_size
);
2516 rb_cntl
&= ~DMA_RB_ENABLE
;
2517 WREG32(DMA_RB_CNTL
, rb_cntl
);
2519 rdev
->ring
[R600_RING_TYPE_DMA_INDEX
].ready
= false;
2523 * r600_dma_resume - setup and start the async dma engine
2525 * @rdev: radeon_device pointer
2527 * Set up the DMA ring buffer and enable it. (r6xx-evergreen).
2528 * Returns 0 for success, error for failure.
2530 int r600_dma_resume(struct radeon_device
*rdev
)
2532 struct radeon_ring
*ring
= &rdev
->ring
[R600_RING_TYPE_DMA_INDEX
];
2533 u32 rb_cntl
, dma_cntl
, ib_cntl
;
2538 if (rdev
->family
>= CHIP_RV770
)
2539 WREG32(SRBM_SOFT_RESET
, RV770_SOFT_RESET_DMA
);
2541 WREG32(SRBM_SOFT_RESET
, SOFT_RESET_DMA
);
2542 RREG32(SRBM_SOFT_RESET
);
2544 WREG32(SRBM_SOFT_RESET
, 0);
2546 WREG32(DMA_SEM_INCOMPLETE_TIMER_CNTL
, 0);
2547 WREG32(DMA_SEM_WAIT_FAIL_TIMER_CNTL
, 0);
2549 /* Set ring buffer size in dwords */
2550 rb_bufsz
= drm_order(ring
->ring_size
/ 4);
2551 rb_cntl
= rb_bufsz
<< 1;
2553 rb_cntl
|= DMA_RB_SWAP_ENABLE
| DMA_RPTR_WRITEBACK_SWAP_ENABLE
;
2555 WREG32(DMA_RB_CNTL
, rb_cntl
);
2557 /* Initialize the ring buffer's read and write pointers */
2558 WREG32(DMA_RB_RPTR
, 0);
2559 WREG32(DMA_RB_WPTR
, 0);
2561 /* set the wb address whether it's enabled or not */
2562 WREG32(DMA_RB_RPTR_ADDR_HI
,
2563 upper_32_bits(rdev
->wb
.gpu_addr
+ R600_WB_DMA_RPTR_OFFSET
) & 0xFF);
2564 WREG32(DMA_RB_RPTR_ADDR_LO
,
2565 ((rdev
->wb
.gpu_addr
+ R600_WB_DMA_RPTR_OFFSET
) & 0xFFFFFFFC));
2567 if (rdev
->wb
.enabled
)
2568 rb_cntl
|= DMA_RPTR_WRITEBACK_ENABLE
;
2570 WREG32(DMA_RB_BASE
, ring
->gpu_addr
>> 8);
2572 /* enable DMA IBs */
2573 ib_cntl
= DMA_IB_ENABLE
;
2575 ib_cntl
|= DMA_IB_SWAP_ENABLE
;
2577 WREG32(DMA_IB_CNTL
, ib_cntl
);
2579 dma_cntl
= RREG32(DMA_CNTL
);
2580 dma_cntl
&= ~CTXEMPTY_INT_ENABLE
;
2581 WREG32(DMA_CNTL
, dma_cntl
);
2583 if (rdev
->family
>= CHIP_RV770
)
2584 WREG32(DMA_MODE
, 1);
2587 WREG32(DMA_RB_WPTR
, ring
->wptr
<< 2);
2589 ring
->rptr
= RREG32(DMA_RB_RPTR
) >> 2;
2591 WREG32(DMA_RB_CNTL
, rb_cntl
| DMA_RB_ENABLE
);
2595 r
= radeon_ring_test(rdev
, R600_RING_TYPE_DMA_INDEX
, ring
);
2597 ring
->ready
= false;
2601 radeon_ttm_set_active_vram_size(rdev
, rdev
->mc
.real_vram_size
);
2607 * r600_dma_fini - tear down the async dma engine
2609 * @rdev: radeon_device pointer
2611 * Stop the async dma engine and free the ring (r6xx-evergreen).
2613 void r600_dma_fini(struct radeon_device
*rdev
)
2615 r600_dma_stop(rdev
);
2616 radeon_ring_fini(rdev
, &rdev
->ring
[R600_RING_TYPE_DMA_INDEX
]);
2622 int r600_uvd_rbc_start(struct radeon_device
*rdev
)
2624 struct radeon_ring
*ring
= &rdev
->ring
[R600_RING_TYPE_UVD_INDEX
];
2626 uint32_t rb_bufsz
, tmp
;
2629 rptr_addr
= rdev
->wb
.gpu_addr
+ R600_WB_UVD_RPTR_OFFSET
;
2631 if (upper_32_bits(rptr_addr
) != upper_32_bits(ring
->gpu_addr
)) {
2632 DRM_ERROR("UVD ring and rptr not in the same 4GB segment!\n");
2636 /* force RBC into idle state */
2637 WREG32(UVD_RBC_RB_CNTL
, 0x11010101);
2639 /* Set the write pointer delay */
2640 WREG32(UVD_RBC_RB_WPTR_CNTL
, 0);
2642 /* set the wb address */
2643 WREG32(UVD_RBC_RB_RPTR_ADDR
, rptr_addr
>> 2);
2645 /* programm the 4GB memory segment for rptr and ring buffer */
2646 WREG32(UVD_LMI_EXT40_ADDR
, upper_32_bits(rptr_addr
) |
2647 (0x7 << 16) | (0x1 << 31));
2649 /* Initialize the ring buffer's read and write pointers */
2650 WREG32(UVD_RBC_RB_RPTR
, 0x0);
2652 ring
->wptr
= ring
->rptr
= RREG32(UVD_RBC_RB_RPTR
);
2653 WREG32(UVD_RBC_RB_WPTR
, ring
->wptr
);
2655 /* set the ring address */
2656 WREG32(UVD_RBC_RB_BASE
, ring
->gpu_addr
);
2658 /* Set ring buffer size */
2659 rb_bufsz
= drm_order(ring
->ring_size
);
2660 rb_bufsz
= (0x1 << 8) | rb_bufsz
;
2661 WREG32(UVD_RBC_RB_CNTL
, rb_bufsz
);
2664 r
= radeon_ring_test(rdev
, R600_RING_TYPE_UVD_INDEX
, ring
);
2666 ring
->ready
= false;
2670 r
= radeon_ring_lock(rdev
, ring
, 10);
2672 DRM_ERROR("radeon: ring failed to lock UVD ring (%d).\n", r
);
2676 tmp
= PACKET0(UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL
, 0);
2677 radeon_ring_write(ring
, tmp
);
2678 radeon_ring_write(ring
, 0xFFFFF);
2680 tmp
= PACKET0(UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL
, 0);
2681 radeon_ring_write(ring
, tmp
);
2682 radeon_ring_write(ring
, 0xFFFFF);
2684 tmp
= PACKET0(UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL
, 0);
2685 radeon_ring_write(ring
, tmp
);
2686 radeon_ring_write(ring
, 0xFFFFF);
2688 /* Clear timeout status bits */
2689 radeon_ring_write(ring
, PACKET0(UVD_SEMA_TIMEOUT_STATUS
, 0));
2690 radeon_ring_write(ring
, 0x8);
2692 radeon_ring_write(ring
, PACKET0(UVD_SEMA_CNTL
, 0));
2693 radeon_ring_write(ring
, 3);
2695 radeon_ring_unlock_commit(rdev
, ring
);
2700 void r600_uvd_stop(struct radeon_device
*rdev
)
2702 struct radeon_ring
*ring
= &rdev
->ring
[R600_RING_TYPE_UVD_INDEX
];
2704 /* force RBC into idle state */
2705 WREG32(UVD_RBC_RB_CNTL
, 0x11010101);
2707 /* Stall UMC and register bus before resetting VCPU */
2708 WREG32_P(UVD_LMI_CTRL2
, 1 << 8, ~(1 << 8));
2709 WREG32_P(UVD_RB_ARB_CTRL
, 1 << 3, ~(1 << 3));
2712 /* put VCPU into reset */
2713 WREG32(UVD_SOFT_RESET
, VCPU_SOFT_RESET
);
2716 /* disable VCPU clock */
2717 WREG32(UVD_VCPU_CNTL
, 0x0);
2719 /* Unstall UMC and register bus */
2720 WREG32_P(UVD_LMI_CTRL2
, 0, ~(1 << 8));
2721 WREG32_P(UVD_RB_ARB_CTRL
, 0, ~(1 << 3));
2723 ring
->ready
= false;
2726 int r600_uvd_init(struct radeon_device
*rdev
)
2729 /* disable byte swapping */
2730 u32 lmi_swap_cntl
= 0;
2731 u32 mp_swap_cntl
= 0;
2733 /* raise clocks while booting up the VCPU */
2734 radeon_set_uvd_clocks(rdev
, 53300, 40000);
2736 /* disable clock gating */
2737 WREG32(UVD_CGC_GATE
, 0);
2739 /* disable interupt */
2740 WREG32_P(UVD_MASTINT_EN
, 0, ~(1 << 1));
2742 /* Stall UMC and register bus before resetting VCPU */
2743 WREG32_P(UVD_LMI_CTRL2
, 1 << 8, ~(1 << 8));
2744 WREG32_P(UVD_RB_ARB_CTRL
, 1 << 3, ~(1 << 3));
2747 /* put LMI, VCPU, RBC etc... into reset */
2748 WREG32(UVD_SOFT_RESET
, LMI_SOFT_RESET
| VCPU_SOFT_RESET
|
2749 LBSI_SOFT_RESET
| RBC_SOFT_RESET
| CSM_SOFT_RESET
|
2750 CXW_SOFT_RESET
| TAP_SOFT_RESET
| LMI_UMC_SOFT_RESET
);
2753 /* take UVD block out of reset */
2754 WREG32_P(SRBM_SOFT_RESET
, 0, ~SOFT_RESET_UVD
);
2757 /* initialize UVD memory controller */
2758 WREG32(UVD_LMI_CTRL
, 0x40 | (1 << 8) | (1 << 13) |
2759 (1 << 21) | (1 << 9) | (1 << 20));
2762 /* swap (8 in 32) RB and IB */
2763 lmi_swap_cntl
= 0xa;
2766 WREG32(UVD_LMI_SWAP_CNTL
, lmi_swap_cntl
);
2767 WREG32(UVD_MP_SWAP_CNTL
, mp_swap_cntl
);
2769 WREG32(UVD_MPC_SET_MUXA0
, 0x40c2040);
2770 WREG32(UVD_MPC_SET_MUXA1
, 0x0);
2771 WREG32(UVD_MPC_SET_MUXB0
, 0x40c2040);
2772 WREG32(UVD_MPC_SET_MUXB1
, 0x0);
2773 WREG32(UVD_MPC_SET_ALU
, 0);
2774 WREG32(UVD_MPC_SET_MUX
, 0x88);
2776 /* take all subblocks out of reset, except VCPU */
2777 WREG32(UVD_SOFT_RESET
, VCPU_SOFT_RESET
);
2780 /* enable VCPU clock */
2781 WREG32(UVD_VCPU_CNTL
, 1 << 9);
2784 WREG32_P(UVD_LMI_CTRL2
, 0, ~(1 << 8));
2786 /* boot up the VCPU */
2787 WREG32(UVD_SOFT_RESET
, 0);
2790 WREG32_P(UVD_RB_ARB_CTRL
, 0, ~(1 << 3));
2792 for (i
= 0; i
< 10; ++i
) {
2794 for (j
= 0; j
< 100; ++j
) {
2795 status
= RREG32(UVD_STATUS
);
2804 DRM_ERROR("UVD not responding, trying to reset the VCPU!!!\n");
2805 WREG32_P(UVD_SOFT_RESET
, VCPU_SOFT_RESET
, ~VCPU_SOFT_RESET
);
2807 WREG32_P(UVD_SOFT_RESET
, 0, ~VCPU_SOFT_RESET
);
2813 DRM_ERROR("UVD not responding, giving up!!!\n");
2814 radeon_set_uvd_clocks(rdev
, 0, 0);
2818 /* enable interupt */
2819 WREG32_P(UVD_MASTINT_EN
, 3<<1, ~(3 << 1));
2821 r
= r600_uvd_rbc_start(rdev
);
2823 DRM_INFO("UVD initialized successfully.\n");
2825 /* lower clocks again */
2826 radeon_set_uvd_clocks(rdev
, 0, 0);
2832 * GPU scratch registers helpers function.
2834 void r600_scratch_init(struct radeon_device
*rdev
)
2838 rdev
->scratch
.num_reg
= 7;
2839 rdev
->scratch
.reg_base
= SCRATCH_REG0
;
2840 for (i
= 0; i
< rdev
->scratch
.num_reg
; i
++) {
2841 rdev
->scratch
.free
[i
] = true;
2842 rdev
->scratch
.reg
[i
] = rdev
->scratch
.reg_base
+ (i
* 4);
2846 int r600_ring_test(struct radeon_device
*rdev
, struct radeon_ring
*ring
)
2853 r
= radeon_scratch_get(rdev
, &scratch
);
2855 DRM_ERROR("radeon: cp failed to get scratch reg (%d).\n", r
);
2858 WREG32(scratch
, 0xCAFEDEAD);
2859 r
= radeon_ring_lock(rdev
, ring
, 3);
2861 DRM_ERROR("radeon: cp failed to lock ring %d (%d).\n", ring
->idx
, r
);
2862 radeon_scratch_free(rdev
, scratch
);
2865 radeon_ring_write(ring
, PACKET3(PACKET3_SET_CONFIG_REG
, 1));
2866 radeon_ring_write(ring
, ((scratch
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2));
2867 radeon_ring_write(ring
, 0xDEADBEEF);
2868 radeon_ring_unlock_commit(rdev
, ring
);
2869 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
2870 tmp
= RREG32(scratch
);
2871 if (tmp
== 0xDEADBEEF)
2875 if (i
< rdev
->usec_timeout
) {
2876 DRM_INFO("ring test on %d succeeded in %d usecs\n", ring
->idx
, i
);
2878 DRM_ERROR("radeon: ring %d test failed (scratch(0x%04X)=0x%08X)\n",
2879 ring
->idx
, scratch
, tmp
);
2882 radeon_scratch_free(rdev
, scratch
);
2887 * r600_dma_ring_test - simple async dma engine test
2889 * @rdev: radeon_device pointer
2890 * @ring: radeon_ring structure holding ring information
2892 * Test the DMA engine by writing using it to write an
2893 * value to memory. (r6xx-SI).
2894 * Returns 0 for success, error for failure.
2896 int r600_dma_ring_test(struct radeon_device
*rdev
,
2897 struct radeon_ring
*ring
)
2901 void __iomem
*ptr
= (void *)rdev
->vram_scratch
.ptr
;
2905 DRM_ERROR("invalid vram scratch pointer\n");
2912 r
= radeon_ring_lock(rdev
, ring
, 4);
2914 DRM_ERROR("radeon: dma failed to lock ring %d (%d).\n", ring
->idx
, r
);
2917 radeon_ring_write(ring
, DMA_PACKET(DMA_PACKET_WRITE
, 0, 0, 1));
2918 radeon_ring_write(ring
, rdev
->vram_scratch
.gpu_addr
& 0xfffffffc);
2919 radeon_ring_write(ring
, upper_32_bits(rdev
->vram_scratch
.gpu_addr
) & 0xff);
2920 radeon_ring_write(ring
, 0xDEADBEEF);
2921 radeon_ring_unlock_commit(rdev
, ring
);
2923 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
2925 if (tmp
== 0xDEADBEEF)
2930 if (i
< rdev
->usec_timeout
) {
2931 DRM_INFO("ring test on %d succeeded in %d usecs\n", ring
->idx
, i
);
2933 DRM_ERROR("radeon: ring %d test failed (0x%08X)\n",
2940 int r600_uvd_ring_test(struct radeon_device
*rdev
, struct radeon_ring
*ring
)
2946 WREG32(UVD_CONTEXT_ID
, 0xCAFEDEAD);
2947 r
= radeon_ring_lock(rdev
, ring
, 3);
2949 DRM_ERROR("radeon: cp failed to lock ring %d (%d).\n",
2953 radeon_ring_write(ring
, PACKET0(UVD_CONTEXT_ID
, 0));
2954 radeon_ring_write(ring
, 0xDEADBEEF);
2955 radeon_ring_unlock_commit(rdev
, ring
);
2956 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
2957 tmp
= RREG32(UVD_CONTEXT_ID
);
2958 if (tmp
== 0xDEADBEEF)
2963 if (i
< rdev
->usec_timeout
) {
2964 DRM_INFO("ring test on %d succeeded in %d usecs\n",
2967 DRM_ERROR("radeon: ring %d test failed (0x%08X)\n",
2975 * CP fences/semaphores
2978 void r600_fence_ring_emit(struct radeon_device
*rdev
,
2979 struct radeon_fence
*fence
)
2981 struct radeon_ring
*ring
= &rdev
->ring
[fence
->ring
];
2983 if (rdev
->wb
.use_event
) {
2984 u64 addr
= rdev
->fence_drv
[fence
->ring
].gpu_addr
;
2985 /* flush read cache over gart */
2986 radeon_ring_write(ring
, PACKET3(PACKET3_SURFACE_SYNC
, 3));
2987 radeon_ring_write(ring
, PACKET3_TC_ACTION_ENA
|
2988 PACKET3_VC_ACTION_ENA
|
2989 PACKET3_SH_ACTION_ENA
);
2990 radeon_ring_write(ring
, 0xFFFFFFFF);
2991 radeon_ring_write(ring
, 0);
2992 radeon_ring_write(ring
, 10); /* poll interval */
2993 /* EVENT_WRITE_EOP - flush caches, send int */
2994 radeon_ring_write(ring
, PACKET3(PACKET3_EVENT_WRITE_EOP
, 4));
2995 radeon_ring_write(ring
, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS
) | EVENT_INDEX(5));
2996 radeon_ring_write(ring
, addr
& 0xffffffff);
2997 radeon_ring_write(ring
, (upper_32_bits(addr
) & 0xff) | DATA_SEL(1) | INT_SEL(2));
2998 radeon_ring_write(ring
, fence
->seq
);
2999 radeon_ring_write(ring
, 0);
3001 /* flush read cache over gart */
3002 radeon_ring_write(ring
, PACKET3(PACKET3_SURFACE_SYNC
, 3));
3003 radeon_ring_write(ring
, PACKET3_TC_ACTION_ENA
|
3004 PACKET3_VC_ACTION_ENA
|
3005 PACKET3_SH_ACTION_ENA
);
3006 radeon_ring_write(ring
, 0xFFFFFFFF);
3007 radeon_ring_write(ring
, 0);
3008 radeon_ring_write(ring
, 10); /* poll interval */
3009 radeon_ring_write(ring
, PACKET3(PACKET3_EVENT_WRITE
, 0));
3010 radeon_ring_write(ring
, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT
) | EVENT_INDEX(0));
3011 /* wait for 3D idle clean */
3012 radeon_ring_write(ring
, PACKET3(PACKET3_SET_CONFIG_REG
, 1));
3013 radeon_ring_write(ring
, (WAIT_UNTIL
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2);
3014 radeon_ring_write(ring
, WAIT_3D_IDLE_bit
| WAIT_3D_IDLECLEAN_bit
);
3015 /* Emit fence sequence & fire IRQ */
3016 radeon_ring_write(ring
, PACKET3(PACKET3_SET_CONFIG_REG
, 1));
3017 radeon_ring_write(ring
, ((rdev
->fence_drv
[fence
->ring
].scratch_reg
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2));
3018 radeon_ring_write(ring
, fence
->seq
);
3019 /* CP_INTERRUPT packet 3 no longer exists, use packet 0 */
3020 radeon_ring_write(ring
, PACKET0(CP_INT_STATUS
, 0));
3021 radeon_ring_write(ring
, RB_INT_STAT
);
3025 void r600_uvd_fence_emit(struct radeon_device
*rdev
,
3026 struct radeon_fence
*fence
)
3028 struct radeon_ring
*ring
= &rdev
->ring
[fence
->ring
];
3029 uint64_t addr
= rdev
->fence_drv
[fence
->ring
].gpu_addr
;
3031 radeon_ring_write(ring
, PACKET0(UVD_CONTEXT_ID
, 0));
3032 radeon_ring_write(ring
, fence
->seq
);
3033 radeon_ring_write(ring
, PACKET0(UVD_GPCOM_VCPU_DATA0
, 0));
3034 radeon_ring_write(ring
, addr
& 0xffffffff);
3035 radeon_ring_write(ring
, PACKET0(UVD_GPCOM_VCPU_DATA1
, 0));
3036 radeon_ring_write(ring
, upper_32_bits(addr
) & 0xff);
3037 radeon_ring_write(ring
, PACKET0(UVD_GPCOM_VCPU_CMD
, 0));
3038 radeon_ring_write(ring
, 0);
3040 radeon_ring_write(ring
, PACKET0(UVD_GPCOM_VCPU_DATA0
, 0));
3041 radeon_ring_write(ring
, 0);
3042 radeon_ring_write(ring
, PACKET0(UVD_GPCOM_VCPU_DATA1
, 0));
3043 radeon_ring_write(ring
, 0);
3044 radeon_ring_write(ring
, PACKET0(UVD_GPCOM_VCPU_CMD
, 0));
3045 radeon_ring_write(ring
, 2);
3049 void r600_semaphore_ring_emit(struct radeon_device
*rdev
,
3050 struct radeon_ring
*ring
,
3051 struct radeon_semaphore
*semaphore
,
3054 uint64_t addr
= semaphore
->gpu_addr
;
3055 unsigned sel
= emit_wait
? PACKET3_SEM_SEL_WAIT
: PACKET3_SEM_SEL_SIGNAL
;
3057 if (rdev
->family
< CHIP_CAYMAN
)
3058 sel
|= PACKET3_SEM_WAIT_ON_SIGNAL
;
3060 radeon_ring_write(ring
, PACKET3(PACKET3_MEM_SEMAPHORE
, 1));
3061 radeon_ring_write(ring
, addr
& 0xffffffff);
3062 radeon_ring_write(ring
, (upper_32_bits(addr
) & 0xff) | sel
);
3066 * DMA fences/semaphores
3070 * r600_dma_fence_ring_emit - emit a fence on the DMA ring
3072 * @rdev: radeon_device pointer
3073 * @fence: radeon fence object
3075 * Add a DMA fence packet to the ring to write
3076 * the fence seq number and DMA trap packet to generate
3077 * an interrupt if needed (r6xx-r7xx).
3079 void r600_dma_fence_ring_emit(struct radeon_device
*rdev
,
3080 struct radeon_fence
*fence
)
3082 struct radeon_ring
*ring
= &rdev
->ring
[fence
->ring
];
3083 u64 addr
= rdev
->fence_drv
[fence
->ring
].gpu_addr
;
3085 /* write the fence */
3086 radeon_ring_write(ring
, DMA_PACKET(DMA_PACKET_FENCE
, 0, 0, 0));
3087 radeon_ring_write(ring
, addr
& 0xfffffffc);
3088 radeon_ring_write(ring
, (upper_32_bits(addr
) & 0xff));
3089 radeon_ring_write(ring
, lower_32_bits(fence
->seq
));
3090 /* generate an interrupt */
3091 radeon_ring_write(ring
, DMA_PACKET(DMA_PACKET_TRAP
, 0, 0, 0));
3095 * r600_dma_semaphore_ring_emit - emit a semaphore on the dma ring
3097 * @rdev: radeon_device pointer
3098 * @ring: radeon_ring structure holding ring information
3099 * @semaphore: radeon semaphore object
3100 * @emit_wait: wait or signal semaphore
3102 * Add a DMA semaphore packet to the ring wait on or signal
3103 * other rings (r6xx-SI).
3105 void r600_dma_semaphore_ring_emit(struct radeon_device
*rdev
,
3106 struct radeon_ring
*ring
,
3107 struct radeon_semaphore
*semaphore
,
3110 u64 addr
= semaphore
->gpu_addr
;
3111 u32 s
= emit_wait
? 0 : 1;
3113 radeon_ring_write(ring
, DMA_PACKET(DMA_PACKET_SEMAPHORE
, 0, s
, 0));
3114 radeon_ring_write(ring
, addr
& 0xfffffffc);
3115 radeon_ring_write(ring
, upper_32_bits(addr
) & 0xff);
3118 void r600_uvd_semaphore_emit(struct radeon_device
*rdev
,
3119 struct radeon_ring
*ring
,
3120 struct radeon_semaphore
*semaphore
,
3123 uint64_t addr
= semaphore
->gpu_addr
;
3125 radeon_ring_write(ring
, PACKET0(UVD_SEMA_ADDR_LOW
, 0));
3126 radeon_ring_write(ring
, (addr
>> 3) & 0x000FFFFF);
3128 radeon_ring_write(ring
, PACKET0(UVD_SEMA_ADDR_HIGH
, 0));
3129 radeon_ring_write(ring
, (addr
>> 23) & 0x000FFFFF);
3131 radeon_ring_write(ring
, PACKET0(UVD_SEMA_CMD
, 0));
3132 radeon_ring_write(ring
, emit_wait
? 1 : 0);
3135 int r600_copy_blit(struct radeon_device
*rdev
,
3136 uint64_t src_offset
,
3137 uint64_t dst_offset
,
3138 unsigned num_gpu_pages
,
3139 struct radeon_fence
**fence
)
3141 struct radeon_semaphore
*sem
= NULL
;
3142 struct radeon_sa_bo
*vb
= NULL
;
3145 r
= r600_blit_prepare_copy(rdev
, num_gpu_pages
, fence
, &vb
, &sem
);
3149 r600_kms_blit_copy(rdev
, src_offset
, dst_offset
, num_gpu_pages
, vb
);
3150 r600_blit_done_copy(rdev
, fence
, vb
, sem
);
3155 * r600_copy_cpdma - copy pages using the CP DMA engine
3157 * @rdev: radeon_device pointer
3158 * @src_offset: src GPU address
3159 * @dst_offset: dst GPU address
3160 * @num_gpu_pages: number of GPU pages to xfer
3161 * @fence: radeon fence object
3163 * Copy GPU paging using the CP DMA engine (r6xx+).
3164 * Used by the radeon ttm implementation to move pages if
3165 * registered as the asic copy callback.
3167 int r600_copy_cpdma(struct radeon_device
*rdev
,
3168 uint64_t src_offset
, uint64_t dst_offset
,
3169 unsigned num_gpu_pages
,
3170 struct radeon_fence
**fence
)
3172 struct radeon_semaphore
*sem
= NULL
;
3173 int ring_index
= rdev
->asic
->copy
.blit_ring_index
;
3174 struct radeon_ring
*ring
= &rdev
->ring
[ring_index
];
3175 u32 size_in_bytes
, cur_size_in_bytes
, tmp
;
3179 r
= radeon_semaphore_create(rdev
, &sem
);
3181 DRM_ERROR("radeon: moving bo (%d).\n", r
);
3185 size_in_bytes
= (num_gpu_pages
<< RADEON_GPU_PAGE_SHIFT
);
3186 num_loops
= DIV_ROUND_UP(size_in_bytes
, 0x1fffff);
3187 r
= radeon_ring_lock(rdev
, ring
, num_loops
* 6 + 24);
3189 DRM_ERROR("radeon: moving bo (%d).\n", r
);
3190 radeon_semaphore_free(rdev
, &sem
, NULL
);
3194 if (radeon_fence_need_sync(*fence
, ring
->idx
)) {
3195 radeon_semaphore_sync_rings(rdev
, sem
, (*fence
)->ring
,
3197 radeon_fence_note_sync(*fence
, ring
->idx
);
3199 radeon_semaphore_free(rdev
, &sem
, NULL
);
3202 radeon_ring_write(ring
, PACKET3(PACKET3_SET_CONFIG_REG
, 1));
3203 radeon_ring_write(ring
, (WAIT_UNTIL
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2);
3204 radeon_ring_write(ring
, WAIT_3D_IDLE_bit
);
3205 for (i
= 0; i
< num_loops
; i
++) {
3206 cur_size_in_bytes
= size_in_bytes
;
3207 if (cur_size_in_bytes
> 0x1fffff)
3208 cur_size_in_bytes
= 0x1fffff;
3209 size_in_bytes
-= cur_size_in_bytes
;
3210 tmp
= upper_32_bits(src_offset
) & 0xff;
3211 if (size_in_bytes
== 0)
3212 tmp
|= PACKET3_CP_DMA_CP_SYNC
;
3213 radeon_ring_write(ring
, PACKET3(PACKET3_CP_DMA
, 4));
3214 radeon_ring_write(ring
, src_offset
& 0xffffffff);
3215 radeon_ring_write(ring
, tmp
);
3216 radeon_ring_write(ring
, dst_offset
& 0xffffffff);
3217 radeon_ring_write(ring
, upper_32_bits(dst_offset
) & 0xff);
3218 radeon_ring_write(ring
, cur_size_in_bytes
);
3219 src_offset
+= cur_size_in_bytes
;
3220 dst_offset
+= cur_size_in_bytes
;
3222 radeon_ring_write(ring
, PACKET3(PACKET3_SET_CONFIG_REG
, 1));
3223 radeon_ring_write(ring
, (WAIT_UNTIL
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2);
3224 radeon_ring_write(ring
, WAIT_CP_DMA_IDLE_bit
);
3226 r
= radeon_fence_emit(rdev
, fence
, ring
->idx
);
3228 radeon_ring_unlock_undo(rdev
, ring
);
3232 radeon_ring_unlock_commit(rdev
, ring
);
3233 radeon_semaphore_free(rdev
, &sem
, *fence
);
3239 * r600_copy_dma - copy pages using the DMA engine
3241 * @rdev: radeon_device pointer
3242 * @src_offset: src GPU address
3243 * @dst_offset: dst GPU address
3244 * @num_gpu_pages: number of GPU pages to xfer
3245 * @fence: radeon fence object
3247 * Copy GPU paging using the DMA engine (r6xx).
3248 * Used by the radeon ttm implementation to move pages if
3249 * registered as the asic copy callback.
3251 int r600_copy_dma(struct radeon_device
*rdev
,
3252 uint64_t src_offset
, uint64_t dst_offset
,
3253 unsigned num_gpu_pages
,
3254 struct radeon_fence
**fence
)
3256 struct radeon_semaphore
*sem
= NULL
;
3257 int ring_index
= rdev
->asic
->copy
.dma_ring_index
;
3258 struct radeon_ring
*ring
= &rdev
->ring
[ring_index
];
3259 u32 size_in_dw
, cur_size_in_dw
;
3263 r
= radeon_semaphore_create(rdev
, &sem
);
3265 DRM_ERROR("radeon: moving bo (%d).\n", r
);
3269 size_in_dw
= (num_gpu_pages
<< RADEON_GPU_PAGE_SHIFT
) / 4;
3270 num_loops
= DIV_ROUND_UP(size_in_dw
, 0xFFFE);
3271 r
= radeon_ring_lock(rdev
, ring
, num_loops
* 4 + 8);
3273 DRM_ERROR("radeon: moving bo (%d).\n", r
);
3274 radeon_semaphore_free(rdev
, &sem
, NULL
);
3278 if (radeon_fence_need_sync(*fence
, ring
->idx
)) {
3279 radeon_semaphore_sync_rings(rdev
, sem
, (*fence
)->ring
,
3281 radeon_fence_note_sync(*fence
, ring
->idx
);
3283 radeon_semaphore_free(rdev
, &sem
, NULL
);
3286 for (i
= 0; i
< num_loops
; i
++) {
3287 cur_size_in_dw
= size_in_dw
;
3288 if (cur_size_in_dw
> 0xFFFE)
3289 cur_size_in_dw
= 0xFFFE;
3290 size_in_dw
-= cur_size_in_dw
;
3291 radeon_ring_write(ring
, DMA_PACKET(DMA_PACKET_COPY
, 0, 0, cur_size_in_dw
));
3292 radeon_ring_write(ring
, dst_offset
& 0xfffffffc);
3293 radeon_ring_write(ring
, src_offset
& 0xfffffffc);
3294 radeon_ring_write(ring
, (((upper_32_bits(dst_offset
) & 0xff) << 16) |
3295 (upper_32_bits(src_offset
) & 0xff)));
3296 src_offset
+= cur_size_in_dw
* 4;
3297 dst_offset
+= cur_size_in_dw
* 4;
3300 r
= radeon_fence_emit(rdev
, fence
, ring
->idx
);
3302 radeon_ring_unlock_undo(rdev
, ring
);
3306 radeon_ring_unlock_commit(rdev
, ring
);
3307 radeon_semaphore_free(rdev
, &sem
, *fence
);
3312 int r600_set_surface_reg(struct radeon_device
*rdev
, int reg
,
3313 uint32_t tiling_flags
, uint32_t pitch
,
3314 uint32_t offset
, uint32_t obj_size
)
3316 /* FIXME: implement */
3320 void r600_clear_surface_reg(struct radeon_device
*rdev
, int reg
)
3322 /* FIXME: implement */
3325 static int r600_startup(struct radeon_device
*rdev
)
3327 struct radeon_ring
*ring
;
3330 /* enable pcie gen2 link */
3331 r600_pcie_gen2_enable(rdev
);
3333 if (!rdev
->me_fw
|| !rdev
->pfp_fw
|| !rdev
->rlc_fw
) {
3334 r
= r600_init_microcode(rdev
);
3336 DRM_ERROR("Failed to load firmware!\n");
3341 r
= r600_vram_scratch_init(rdev
);
3345 r600_mc_program(rdev
);
3346 if (rdev
->flags
& RADEON_IS_AGP
) {
3347 r600_agp_enable(rdev
);
3349 r
= r600_pcie_gart_enable(rdev
);
3353 r600_gpu_init(rdev
);
3354 r
= r600_blit_init(rdev
);
3356 r600_blit_fini(rdev
);
3357 rdev
->asic
->copy
.copy
= NULL
;
3358 dev_warn(rdev
->dev
, "failed blitter (%d) falling back to memcpy\n", r
);
3361 /* allocate wb buffer */
3362 r
= radeon_wb_init(rdev
);
3366 r
= radeon_fence_driver_start_ring(rdev
, RADEON_RING_TYPE_GFX_INDEX
);
3368 dev_err(rdev
->dev
, "failed initializing CP fences (%d).\n", r
);
3372 r
= radeon_fence_driver_start_ring(rdev
, R600_RING_TYPE_DMA_INDEX
);
3374 dev_err(rdev
->dev
, "failed initializing DMA fences (%d).\n", r
);
3379 if (!rdev
->irq
.installed
) {
3380 r
= radeon_irq_kms_init(rdev
);
3385 r
= r600_irq_init(rdev
);
3387 DRM_ERROR("radeon: IH init failed (%d).\n", r
);
3388 radeon_irq_kms_fini(rdev
);
3393 ring
= &rdev
->ring
[RADEON_RING_TYPE_GFX_INDEX
];
3394 r
= radeon_ring_init(rdev
, ring
, ring
->ring_size
, RADEON_WB_CP_RPTR_OFFSET
,
3395 R600_CP_RB_RPTR
, R600_CP_RB_WPTR
,
3396 0, 0xfffff, RADEON_CP_PACKET2
);
3400 ring
= &rdev
->ring
[R600_RING_TYPE_DMA_INDEX
];
3401 r
= radeon_ring_init(rdev
, ring
, ring
->ring_size
, R600_WB_DMA_RPTR_OFFSET
,
3402 DMA_RB_RPTR
, DMA_RB_WPTR
,
3403 2, 0x3fffc, DMA_PACKET(DMA_PACKET_NOP
, 0, 0, 0));
3407 r
= r600_cp_load_microcode(rdev
);
3410 r
= r600_cp_resume(rdev
);
3414 r
= r600_dma_resume(rdev
);
3418 r
= radeon_ib_pool_init(rdev
);
3420 dev_err(rdev
->dev
, "IB initialization failed (%d).\n", r
);
3424 r
= r600_audio_init(rdev
);
3426 DRM_ERROR("radeon: audio init failed\n");
3433 void r600_vga_set_state(struct radeon_device
*rdev
, bool state
)
3437 temp
= RREG32(CONFIG_CNTL
);
3438 if (state
== false) {
3444 WREG32(CONFIG_CNTL
, temp
);
3447 int r600_resume(struct radeon_device
*rdev
)
3451 /* Do not reset GPU before posting, on r600 hw unlike on r500 hw,
3452 * posting will perform necessary task to bring back GPU into good
3456 atom_asic_init(rdev
->mode_info
.atom_context
);
3458 rdev
->accel_working
= true;
3459 r
= r600_startup(rdev
);
3461 DRM_ERROR("r600 startup failed on resume\n");
3462 rdev
->accel_working
= false;
3469 int r600_suspend(struct radeon_device
*rdev
)
3471 r600_audio_fini(rdev
);
3473 r600_dma_stop(rdev
);
3474 r600_irq_suspend(rdev
);
3475 radeon_wb_disable(rdev
);
3476 r600_pcie_gart_disable(rdev
);
3481 /* Plan is to move initialization in that function and use
3482 * helper function so that radeon_device_init pretty much
3483 * do nothing more than calling asic specific function. This
3484 * should also allow to remove a bunch of callback function
3487 int r600_init(struct radeon_device
*rdev
)
3491 if (r600_debugfs_mc_info_init(rdev
)) {
3492 DRM_ERROR("Failed to register debugfs file for mc !\n");
3495 if (!radeon_get_bios(rdev
)) {
3496 if (ASIC_IS_AVIVO(rdev
))
3499 /* Must be an ATOMBIOS */
3500 if (!rdev
->is_atom_bios
) {
3501 dev_err(rdev
->dev
, "Expecting atombios for R600 GPU\n");
3504 r
= radeon_atombios_init(rdev
);
3507 /* Post card if necessary */
3508 if (!radeon_card_posted(rdev
)) {
3510 dev_err(rdev
->dev
, "Card not posted and no BIOS - ignoring\n");
3513 DRM_INFO("GPU not posted. posting now...\n");
3514 atom_asic_init(rdev
->mode_info
.atom_context
);
3516 /* Initialize scratch registers */
3517 r600_scratch_init(rdev
);
3518 /* Initialize surface registers */
3519 radeon_surface_init(rdev
);
3520 /* Initialize clocks */
3521 radeon_get_clock_info(rdev
->ddev
);
3523 r
= radeon_fence_driver_init(rdev
);
3526 if (rdev
->flags
& RADEON_IS_AGP
) {
3527 r
= radeon_agp_init(rdev
);
3529 radeon_agp_disable(rdev
);
3531 r
= r600_mc_init(rdev
);
3534 /* Memory manager */
3535 r
= radeon_bo_init(rdev
);
3539 rdev
->ring
[RADEON_RING_TYPE_GFX_INDEX
].ring_obj
= NULL
;
3540 r600_ring_init(rdev
, &rdev
->ring
[RADEON_RING_TYPE_GFX_INDEX
], 1024 * 1024);
3542 rdev
->ring
[R600_RING_TYPE_DMA_INDEX
].ring_obj
= NULL
;
3543 r600_ring_init(rdev
, &rdev
->ring
[R600_RING_TYPE_DMA_INDEX
], 64 * 1024);
3545 rdev
->ih
.ring_obj
= NULL
;
3546 r600_ih_ring_init(rdev
, 64 * 1024);
3548 r
= r600_pcie_gart_init(rdev
);
3552 rdev
->accel_working
= true;
3553 r
= r600_startup(rdev
);
3555 dev_err(rdev
->dev
, "disabling GPU acceleration\n");
3557 r600_dma_fini(rdev
);
3558 r600_irq_fini(rdev
);
3559 radeon_wb_fini(rdev
);
3560 radeon_ib_pool_fini(rdev
);
3561 radeon_irq_kms_fini(rdev
);
3562 r600_pcie_gart_fini(rdev
);
3563 rdev
->accel_working
= false;
3569 void r600_fini(struct radeon_device
*rdev
)
3571 r600_audio_fini(rdev
);
3572 r600_blit_fini(rdev
);
3574 r600_dma_fini(rdev
);
3575 r600_irq_fini(rdev
);
3576 radeon_wb_fini(rdev
);
3577 radeon_ib_pool_fini(rdev
);
3578 radeon_irq_kms_fini(rdev
);
3579 r600_pcie_gart_fini(rdev
);
3580 r600_vram_scratch_fini(rdev
);
3581 radeon_agp_fini(rdev
);
3582 radeon_gem_fini(rdev
);
3583 radeon_fence_driver_fini(rdev
);
3584 radeon_bo_fini(rdev
);
3585 radeon_atombios_fini(rdev
);
3594 void r600_ring_ib_execute(struct radeon_device
*rdev
, struct radeon_ib
*ib
)
3596 struct radeon_ring
*ring
= &rdev
->ring
[ib
->ring
];
3599 if (ring
->rptr_save_reg
) {
3600 next_rptr
= ring
->wptr
+ 3 + 4;
3601 radeon_ring_write(ring
, PACKET3(PACKET3_SET_CONFIG_REG
, 1));
3602 radeon_ring_write(ring
, ((ring
->rptr_save_reg
-
3603 PACKET3_SET_CONFIG_REG_OFFSET
) >> 2));
3604 radeon_ring_write(ring
, next_rptr
);
3605 } else if (rdev
->wb
.enabled
) {
3606 next_rptr
= ring
->wptr
+ 5 + 4;
3607 radeon_ring_write(ring
, PACKET3(PACKET3_MEM_WRITE
, 3));
3608 radeon_ring_write(ring
, ring
->next_rptr_gpu_addr
& 0xfffffffc);
3609 radeon_ring_write(ring
, (upper_32_bits(ring
->next_rptr_gpu_addr
) & 0xff) | (1 << 18));
3610 radeon_ring_write(ring
, next_rptr
);
3611 radeon_ring_write(ring
, 0);
3614 radeon_ring_write(ring
, PACKET3(PACKET3_INDIRECT_BUFFER
, 2));
3615 radeon_ring_write(ring
,
3619 (ib
->gpu_addr
& 0xFFFFFFFC));
3620 radeon_ring_write(ring
, upper_32_bits(ib
->gpu_addr
) & 0xFF);
3621 radeon_ring_write(ring
, ib
->length_dw
);
3624 void r600_uvd_ib_execute(struct radeon_device
*rdev
, struct radeon_ib
*ib
)
3626 struct radeon_ring
*ring
= &rdev
->ring
[ib
->ring
];
3628 radeon_ring_write(ring
, PACKET0(UVD_RBC_IB_BASE
, 0));
3629 radeon_ring_write(ring
, ib
->gpu_addr
);
3630 radeon_ring_write(ring
, PACKET0(UVD_RBC_IB_SIZE
, 0));
3631 radeon_ring_write(ring
, ib
->length_dw
);
3634 int r600_ib_test(struct radeon_device
*rdev
, struct radeon_ring
*ring
)
3636 struct radeon_ib ib
;
3642 r
= radeon_scratch_get(rdev
, &scratch
);
3644 DRM_ERROR("radeon: failed to get scratch reg (%d).\n", r
);
3647 WREG32(scratch
, 0xCAFEDEAD);
3648 r
= radeon_ib_get(rdev
, ring
->idx
, &ib
, NULL
, 256);
3650 DRM_ERROR("radeon: failed to get ib (%d).\n", r
);
3653 ib
.ptr
[0] = PACKET3(PACKET3_SET_CONFIG_REG
, 1);
3654 ib
.ptr
[1] = ((scratch
- PACKET3_SET_CONFIG_REG_OFFSET
) >> 2);
3655 ib
.ptr
[2] = 0xDEADBEEF;
3657 r
= radeon_ib_schedule(rdev
, &ib
, NULL
);
3659 DRM_ERROR("radeon: failed to schedule ib (%d).\n", r
);
3662 r
= radeon_fence_wait(ib
.fence
, false);
3664 DRM_ERROR("radeon: fence wait failed (%d).\n", r
);
3667 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
3668 tmp
= RREG32(scratch
);
3669 if (tmp
== 0xDEADBEEF)
3673 if (i
< rdev
->usec_timeout
) {
3674 DRM_INFO("ib test on ring %d succeeded in %u usecs\n", ib
.fence
->ring
, i
);
3676 DRM_ERROR("radeon: ib test failed (scratch(0x%04X)=0x%08X)\n",
3681 radeon_ib_free(rdev
, &ib
);
3683 radeon_scratch_free(rdev
, scratch
);
3688 * r600_dma_ib_test - test an IB on the DMA engine
3690 * @rdev: radeon_device pointer
3691 * @ring: radeon_ring structure holding ring information
3693 * Test a simple IB in the DMA ring (r6xx-SI).
3694 * Returns 0 on success, error on failure.
3696 int r600_dma_ib_test(struct radeon_device
*rdev
, struct radeon_ring
*ring
)
3698 struct radeon_ib ib
;
3701 void __iomem
*ptr
= (void *)rdev
->vram_scratch
.ptr
;
3705 DRM_ERROR("invalid vram scratch pointer\n");
3712 r
= radeon_ib_get(rdev
, ring
->idx
, &ib
, NULL
, 256);
3714 DRM_ERROR("radeon: failed to get ib (%d).\n", r
);
3718 ib
.ptr
[0] = DMA_PACKET(DMA_PACKET_WRITE
, 0, 0, 1);
3719 ib
.ptr
[1] = rdev
->vram_scratch
.gpu_addr
& 0xfffffffc;
3720 ib
.ptr
[2] = upper_32_bits(rdev
->vram_scratch
.gpu_addr
) & 0xff;
3721 ib
.ptr
[3] = 0xDEADBEEF;
3724 r
= radeon_ib_schedule(rdev
, &ib
, NULL
);
3726 radeon_ib_free(rdev
, &ib
);
3727 DRM_ERROR("radeon: failed to schedule ib (%d).\n", r
);
3730 r
= radeon_fence_wait(ib
.fence
, false);
3732 DRM_ERROR("radeon: fence wait failed (%d).\n", r
);
3735 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
3737 if (tmp
== 0xDEADBEEF)
3741 if (i
< rdev
->usec_timeout
) {
3742 DRM_INFO("ib test on ring %d succeeded in %u usecs\n", ib
.fence
->ring
, i
);
3744 DRM_ERROR("radeon: ib test failed (0x%08X)\n", tmp
);
3747 radeon_ib_free(rdev
, &ib
);
3751 int r600_uvd_ib_test(struct radeon_device
*rdev
, struct radeon_ring
*ring
)
3753 struct radeon_fence
*fence
= NULL
;
3756 r
= radeon_set_uvd_clocks(rdev
, 53300, 40000);
3758 DRM_ERROR("radeon: failed to raise UVD clocks (%d).\n", r
);
3762 r
= radeon_uvd_get_create_msg(rdev
, ring
->idx
, 1, NULL
);
3764 DRM_ERROR("radeon: failed to get create msg (%d).\n", r
);
3768 r
= radeon_uvd_get_destroy_msg(rdev
, ring
->idx
, 1, &fence
);
3770 DRM_ERROR("radeon: failed to get destroy ib (%d).\n", r
);
3774 r
= radeon_fence_wait(fence
, false);
3776 DRM_ERROR("radeon: fence wait failed (%d).\n", r
);
3779 DRM_INFO("ib test on ring %d succeeded\n", ring
->idx
);
3781 radeon_fence_unref(&fence
);
3782 radeon_set_uvd_clocks(rdev
, 0, 0);
3787 * r600_dma_ring_ib_execute - Schedule an IB on the DMA engine
3789 * @rdev: radeon_device pointer
3790 * @ib: IB object to schedule
3792 * Schedule an IB in the DMA ring (r6xx-r7xx).
3794 void r600_dma_ring_ib_execute(struct radeon_device
*rdev
, struct radeon_ib
*ib
)
3796 struct radeon_ring
*ring
= &rdev
->ring
[ib
->ring
];
3798 if (rdev
->wb
.enabled
) {
3799 u32 next_rptr
= ring
->wptr
+ 4;
3800 while ((next_rptr
& 7) != 5)
3803 radeon_ring_write(ring
, DMA_PACKET(DMA_PACKET_WRITE
, 0, 0, 1));
3804 radeon_ring_write(ring
, ring
->next_rptr_gpu_addr
& 0xfffffffc);
3805 radeon_ring_write(ring
, upper_32_bits(ring
->next_rptr_gpu_addr
) & 0xff);
3806 radeon_ring_write(ring
, next_rptr
);
3809 /* The indirect buffer packet must end on an 8 DW boundary in the DMA ring.
3810 * Pad as necessary with NOPs.
3812 while ((ring
->wptr
& 7) != 5)
3813 radeon_ring_write(ring
, DMA_PACKET(DMA_PACKET_NOP
, 0, 0, 0));
3814 radeon_ring_write(ring
, DMA_PACKET(DMA_PACKET_INDIRECT_BUFFER
, 0, 0, 0));
3815 radeon_ring_write(ring
, (ib
->gpu_addr
& 0xFFFFFFE0));
3816 radeon_ring_write(ring
, (ib
->length_dw
<< 16) | (upper_32_bits(ib
->gpu_addr
) & 0xFF));
3823 * Interrupts use a ring buffer on r6xx/r7xx hardware. It works pretty
3824 * the same as the CP ring buffer, but in reverse. Rather than the CPU
3825 * writing to the ring and the GPU consuming, the GPU writes to the ring
3826 * and host consumes. As the host irq handler processes interrupts, it
3827 * increments the rptr. When the rptr catches up with the wptr, all the
3828 * current interrupts have been processed.
3831 void r600_ih_ring_init(struct radeon_device
*rdev
, unsigned ring_size
)
3835 /* Align ring size */
3836 rb_bufsz
= drm_order(ring_size
/ 4);
3837 ring_size
= (1 << rb_bufsz
) * 4;
3838 rdev
->ih
.ring_size
= ring_size
;
3839 rdev
->ih
.ptr_mask
= rdev
->ih
.ring_size
- 1;
3843 int r600_ih_ring_alloc(struct radeon_device
*rdev
)
3847 /* Allocate ring buffer */
3848 if (rdev
->ih
.ring_obj
== NULL
) {
3849 r
= radeon_bo_create(rdev
, rdev
->ih
.ring_size
,
3851 RADEON_GEM_DOMAIN_GTT
,
3852 NULL
, &rdev
->ih
.ring_obj
);
3854 DRM_ERROR("radeon: failed to create ih ring buffer (%d).\n", r
);
3857 r
= radeon_bo_reserve(rdev
->ih
.ring_obj
, false);
3858 if (unlikely(r
!= 0))
3860 r
= radeon_bo_pin(rdev
->ih
.ring_obj
,
3861 RADEON_GEM_DOMAIN_GTT
,
3862 &rdev
->ih
.gpu_addr
);
3864 radeon_bo_unreserve(rdev
->ih
.ring_obj
);
3865 DRM_ERROR("radeon: failed to pin ih ring buffer (%d).\n", r
);
3868 r
= radeon_bo_kmap(rdev
->ih
.ring_obj
,
3869 (void **)&rdev
->ih
.ring
);
3870 radeon_bo_unreserve(rdev
->ih
.ring_obj
);
3872 DRM_ERROR("radeon: failed to map ih ring buffer (%d).\n", r
);
3879 void r600_ih_ring_fini(struct radeon_device
*rdev
)
3882 if (rdev
->ih
.ring_obj
) {
3883 r
= radeon_bo_reserve(rdev
->ih
.ring_obj
, false);
3884 if (likely(r
== 0)) {
3885 radeon_bo_kunmap(rdev
->ih
.ring_obj
);
3886 radeon_bo_unpin(rdev
->ih
.ring_obj
);
3887 radeon_bo_unreserve(rdev
->ih
.ring_obj
);
3889 radeon_bo_unref(&rdev
->ih
.ring_obj
);
3890 rdev
->ih
.ring
= NULL
;
3891 rdev
->ih
.ring_obj
= NULL
;
3895 void r600_rlc_stop(struct radeon_device
*rdev
)
3898 if ((rdev
->family
>= CHIP_RV770
) &&
3899 (rdev
->family
<= CHIP_RV740
)) {
3900 /* r7xx asics need to soft reset RLC before halting */
3901 WREG32(SRBM_SOFT_RESET
, SOFT_RESET_RLC
);
3902 RREG32(SRBM_SOFT_RESET
);
3904 WREG32(SRBM_SOFT_RESET
, 0);
3905 RREG32(SRBM_SOFT_RESET
);
3908 WREG32(RLC_CNTL
, 0);
3911 static void r600_rlc_start(struct radeon_device
*rdev
)
3913 WREG32(RLC_CNTL
, RLC_ENABLE
);
3916 static int r600_rlc_resume(struct radeon_device
*rdev
)
3919 const __be32
*fw_data
;
3924 r600_rlc_stop(rdev
);
3926 WREG32(RLC_HB_CNTL
, 0);
3928 WREG32(RLC_HB_BASE
, 0);
3929 WREG32(RLC_HB_RPTR
, 0);
3930 WREG32(RLC_HB_WPTR
, 0);
3931 WREG32(RLC_HB_WPTR_LSB_ADDR
, 0);
3932 WREG32(RLC_HB_WPTR_MSB_ADDR
, 0);
3933 WREG32(RLC_MC_CNTL
, 0);
3934 WREG32(RLC_UCODE_CNTL
, 0);
3936 fw_data
= (const __be32
*)rdev
->rlc_fw
->data
;
3937 if (rdev
->family
>= CHIP_RV770
) {
3938 for (i
= 0; i
< R700_RLC_UCODE_SIZE
; i
++) {
3939 WREG32(RLC_UCODE_ADDR
, i
);
3940 WREG32(RLC_UCODE_DATA
, be32_to_cpup(fw_data
++));
3943 for (i
= 0; i
< R600_RLC_UCODE_SIZE
; i
++) {
3944 WREG32(RLC_UCODE_ADDR
, i
);
3945 WREG32(RLC_UCODE_DATA
, be32_to_cpup(fw_data
++));
3948 WREG32(RLC_UCODE_ADDR
, 0);
3950 r600_rlc_start(rdev
);
3955 static void r600_enable_interrupts(struct radeon_device
*rdev
)
3957 u32 ih_cntl
= RREG32(IH_CNTL
);
3958 u32 ih_rb_cntl
= RREG32(IH_RB_CNTL
);
3960 ih_cntl
|= ENABLE_INTR
;
3961 ih_rb_cntl
|= IH_RB_ENABLE
;
3962 WREG32(IH_CNTL
, ih_cntl
);
3963 WREG32(IH_RB_CNTL
, ih_rb_cntl
);
3964 rdev
->ih
.enabled
= true;
3967 void r600_disable_interrupts(struct radeon_device
*rdev
)
3969 u32 ih_rb_cntl
= RREG32(IH_RB_CNTL
);
3970 u32 ih_cntl
= RREG32(IH_CNTL
);
3972 ih_rb_cntl
&= ~IH_RB_ENABLE
;
3973 ih_cntl
&= ~ENABLE_INTR
;
3974 WREG32(IH_RB_CNTL
, ih_rb_cntl
);
3975 WREG32(IH_CNTL
, ih_cntl
);
3976 /* set rptr, wptr to 0 */
3977 WREG32(IH_RB_RPTR
, 0);
3978 WREG32(IH_RB_WPTR
, 0);
3979 rdev
->ih
.enabled
= false;
3983 static void r600_disable_interrupt_state(struct radeon_device
*rdev
)
3987 WREG32(CP_INT_CNTL
, CNTX_BUSY_INT_ENABLE
| CNTX_EMPTY_INT_ENABLE
);
3988 tmp
= RREG32(DMA_CNTL
) & ~TRAP_ENABLE
;
3989 WREG32(DMA_CNTL
, tmp
);
3990 WREG32(GRBM_INT_CNTL
, 0);
3991 WREG32(DxMODE_INT_MASK
, 0);
3992 WREG32(D1GRPH_INTERRUPT_CONTROL
, 0);
3993 WREG32(D2GRPH_INTERRUPT_CONTROL
, 0);
3994 if (ASIC_IS_DCE3(rdev
)) {
3995 WREG32(DCE3_DACA_AUTODETECT_INT_CONTROL
, 0);
3996 WREG32(DCE3_DACB_AUTODETECT_INT_CONTROL
, 0);
3997 tmp
= RREG32(DC_HPD1_INT_CONTROL
) & DC_HPDx_INT_POLARITY
;
3998 WREG32(DC_HPD1_INT_CONTROL
, tmp
);
3999 tmp
= RREG32(DC_HPD2_INT_CONTROL
) & DC_HPDx_INT_POLARITY
;
4000 WREG32(DC_HPD2_INT_CONTROL
, tmp
);
4001 tmp
= RREG32(DC_HPD3_INT_CONTROL
) & DC_HPDx_INT_POLARITY
;
4002 WREG32(DC_HPD3_INT_CONTROL
, tmp
);
4003 tmp
= RREG32(DC_HPD4_INT_CONTROL
) & DC_HPDx_INT_POLARITY
;
4004 WREG32(DC_HPD4_INT_CONTROL
, tmp
);
4005 if (ASIC_IS_DCE32(rdev
)) {
4006 tmp
= RREG32(DC_HPD5_INT_CONTROL
) & DC_HPDx_INT_POLARITY
;
4007 WREG32(DC_HPD5_INT_CONTROL
, tmp
);
4008 tmp
= RREG32(DC_HPD6_INT_CONTROL
) & DC_HPDx_INT_POLARITY
;
4009 WREG32(DC_HPD6_INT_CONTROL
, tmp
);
4010 tmp
= RREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET0
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4011 WREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET0
, tmp
);
4012 tmp
= RREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET1
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4013 WREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET1
, tmp
);
4015 tmp
= RREG32(HDMI0_AUDIO_PACKET_CONTROL
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4016 WREG32(HDMI0_AUDIO_PACKET_CONTROL
, tmp
);
4017 tmp
= RREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4018 WREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL
, tmp
);
4021 WREG32(DACA_AUTODETECT_INT_CONTROL
, 0);
4022 WREG32(DACB_AUTODETECT_INT_CONTROL
, 0);
4023 tmp
= RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL
) & DC_HOT_PLUG_DETECTx_INT_POLARITY
;
4024 WREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL
, tmp
);
4025 tmp
= RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL
) & DC_HOT_PLUG_DETECTx_INT_POLARITY
;
4026 WREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL
, tmp
);
4027 tmp
= RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL
) & DC_HOT_PLUG_DETECTx_INT_POLARITY
;
4028 WREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL
, tmp
);
4029 tmp
= RREG32(HDMI0_AUDIO_PACKET_CONTROL
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4030 WREG32(HDMI0_AUDIO_PACKET_CONTROL
, tmp
);
4031 tmp
= RREG32(HDMI1_AUDIO_PACKET_CONTROL
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4032 WREG32(HDMI1_AUDIO_PACKET_CONTROL
, tmp
);
4036 int r600_irq_init(struct radeon_device
*rdev
)
4040 u32 interrupt_cntl
, ih_cntl
, ih_rb_cntl
;
4043 ret
= r600_ih_ring_alloc(rdev
);
4048 r600_disable_interrupts(rdev
);
4051 if (rdev
->family
>= CHIP_CEDAR
)
4052 ret
= evergreen_rlc_resume(rdev
);
4054 ret
= r600_rlc_resume(rdev
);
4056 r600_ih_ring_fini(rdev
);
4060 /* setup interrupt control */
4061 /* set dummy read address to ring address */
4062 WREG32(INTERRUPT_CNTL2
, rdev
->ih
.gpu_addr
>> 8);
4063 interrupt_cntl
= RREG32(INTERRUPT_CNTL
);
4064 /* IH_DUMMY_RD_OVERRIDE=0 - dummy read disabled with msi, enabled without msi
4065 * IH_DUMMY_RD_OVERRIDE=1 - dummy read controlled by IH_DUMMY_RD_EN
4067 interrupt_cntl
&= ~IH_DUMMY_RD_OVERRIDE
;
4068 /* IH_REQ_NONSNOOP_EN=1 if ring is in non-cacheable memory, e.g., vram */
4069 interrupt_cntl
&= ~IH_REQ_NONSNOOP_EN
;
4070 WREG32(INTERRUPT_CNTL
, interrupt_cntl
);
4072 WREG32(IH_RB_BASE
, rdev
->ih
.gpu_addr
>> 8);
4073 rb_bufsz
= drm_order(rdev
->ih
.ring_size
/ 4);
4075 ih_rb_cntl
= (IH_WPTR_OVERFLOW_ENABLE
|
4076 IH_WPTR_OVERFLOW_CLEAR
|
4079 if (rdev
->wb
.enabled
)
4080 ih_rb_cntl
|= IH_WPTR_WRITEBACK_ENABLE
;
4082 /* set the writeback address whether it's enabled or not */
4083 WREG32(IH_RB_WPTR_ADDR_LO
, (rdev
->wb
.gpu_addr
+ R600_WB_IH_WPTR_OFFSET
) & 0xFFFFFFFC);
4084 WREG32(IH_RB_WPTR_ADDR_HI
, upper_32_bits(rdev
->wb
.gpu_addr
+ R600_WB_IH_WPTR_OFFSET
) & 0xFF);
4086 WREG32(IH_RB_CNTL
, ih_rb_cntl
);
4088 /* set rptr, wptr to 0 */
4089 WREG32(IH_RB_RPTR
, 0);
4090 WREG32(IH_RB_WPTR
, 0);
4092 /* Default settings for IH_CNTL (disabled at first) */
4093 ih_cntl
= MC_WRREQ_CREDIT(0x10) | MC_WR_CLEAN_CNT(0x10);
4094 /* RPTR_REARM only works if msi's are enabled */
4095 if (rdev
->msi_enabled
)
4096 ih_cntl
|= RPTR_REARM
;
4097 WREG32(IH_CNTL
, ih_cntl
);
4099 /* force the active interrupt state to all disabled */
4100 if (rdev
->family
>= CHIP_CEDAR
)
4101 evergreen_disable_interrupt_state(rdev
);
4103 r600_disable_interrupt_state(rdev
);
4105 /* at this point everything should be setup correctly to enable master */
4106 pci_set_master(rdev
->pdev
);
4109 r600_enable_interrupts(rdev
);
4114 void r600_irq_suspend(struct radeon_device
*rdev
)
4116 r600_irq_disable(rdev
);
4117 r600_rlc_stop(rdev
);
4120 void r600_irq_fini(struct radeon_device
*rdev
)
4122 r600_irq_suspend(rdev
);
4123 r600_ih_ring_fini(rdev
);
4126 int r600_irq_set(struct radeon_device
*rdev
)
4128 u32 cp_int_cntl
= CNTX_BUSY_INT_ENABLE
| CNTX_EMPTY_INT_ENABLE
;
4130 u32 hpd1
, hpd2
, hpd3
, hpd4
= 0, hpd5
= 0, hpd6
= 0;
4131 u32 grbm_int_cntl
= 0;
4133 u32 d1grph
= 0, d2grph
= 0;
4135 u32 thermal_int
= 0;
4137 if (!rdev
->irq
.installed
) {
4138 WARN(1, "Can't enable IRQ/MSI because no handler is installed\n");
4141 /* don't enable anything if the ih is disabled */
4142 if (!rdev
->ih
.enabled
) {
4143 r600_disable_interrupts(rdev
);
4144 /* force the active interrupt state to all disabled */
4145 r600_disable_interrupt_state(rdev
);
4149 if (ASIC_IS_DCE3(rdev
)) {
4150 hpd1
= RREG32(DC_HPD1_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4151 hpd2
= RREG32(DC_HPD2_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4152 hpd3
= RREG32(DC_HPD3_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4153 hpd4
= RREG32(DC_HPD4_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4154 if (ASIC_IS_DCE32(rdev
)) {
4155 hpd5
= RREG32(DC_HPD5_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4156 hpd6
= RREG32(DC_HPD6_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4157 hdmi0
= RREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET0
) & ~AFMT_AZ_FORMAT_WTRIG_MASK
;
4158 hdmi1
= RREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET1
) & ~AFMT_AZ_FORMAT_WTRIG_MASK
;
4160 hdmi0
= RREG32(HDMI0_AUDIO_PACKET_CONTROL
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4161 hdmi1
= RREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4164 hpd1
= RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4165 hpd2
= RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4166 hpd3
= RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL
) & ~DC_HPDx_INT_EN
;
4167 hdmi0
= RREG32(HDMI0_AUDIO_PACKET_CONTROL
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4168 hdmi1
= RREG32(HDMI1_AUDIO_PACKET_CONTROL
) & ~HDMI0_AZ_FORMAT_WTRIG_MASK
;
4171 dma_cntl
= RREG32(DMA_CNTL
) & ~TRAP_ENABLE
;
4173 if ((rdev
->family
> CHIP_R600
) && (rdev
->family
< CHIP_RV770
)) {
4174 thermal_int
= RREG32(CG_THERMAL_INT
) &
4175 ~(THERM_INT_MASK_HIGH
| THERM_INT_MASK_LOW
);
4176 } else if (rdev
->family
>= CHIP_RV770
) {
4177 thermal_int
= RREG32(RV770_CG_THERMAL_INT
) &
4178 ~(THERM_INT_MASK_HIGH
| THERM_INT_MASK_LOW
);
4180 if (rdev
->irq
.dpm_thermal
) {
4181 DRM_DEBUG("dpm thermal\n");
4182 thermal_int
|= THERM_INT_MASK_HIGH
| THERM_INT_MASK_LOW
;
4185 if (atomic_read(&rdev
->irq
.ring_int
[RADEON_RING_TYPE_GFX_INDEX
])) {
4186 DRM_DEBUG("r600_irq_set: sw int\n");
4187 cp_int_cntl
|= RB_INT_ENABLE
;
4188 cp_int_cntl
|= TIME_STAMP_INT_ENABLE
;
4191 if (atomic_read(&rdev
->irq
.ring_int
[R600_RING_TYPE_DMA_INDEX
])) {
4192 DRM_DEBUG("r600_irq_set: sw int dma\n");
4193 dma_cntl
|= TRAP_ENABLE
;
4196 if (rdev
->irq
.crtc_vblank_int
[0] ||
4197 atomic_read(&rdev
->irq
.pflip
[0])) {
4198 DRM_DEBUG("r600_irq_set: vblank 0\n");
4199 mode_int
|= D1MODE_VBLANK_INT_MASK
;
4201 if (rdev
->irq
.crtc_vblank_int
[1] ||
4202 atomic_read(&rdev
->irq
.pflip
[1])) {
4203 DRM_DEBUG("r600_irq_set: vblank 1\n");
4204 mode_int
|= D2MODE_VBLANK_INT_MASK
;
4206 if (rdev
->irq
.hpd
[0]) {
4207 DRM_DEBUG("r600_irq_set: hpd 1\n");
4208 hpd1
|= DC_HPDx_INT_EN
;
4210 if (rdev
->irq
.hpd
[1]) {
4211 DRM_DEBUG("r600_irq_set: hpd 2\n");
4212 hpd2
|= DC_HPDx_INT_EN
;
4214 if (rdev
->irq
.hpd
[2]) {
4215 DRM_DEBUG("r600_irq_set: hpd 3\n");
4216 hpd3
|= DC_HPDx_INT_EN
;
4218 if (rdev
->irq
.hpd
[3]) {
4219 DRM_DEBUG("r600_irq_set: hpd 4\n");
4220 hpd4
|= DC_HPDx_INT_EN
;
4222 if (rdev
->irq
.hpd
[4]) {
4223 DRM_DEBUG("r600_irq_set: hpd 5\n");
4224 hpd5
|= DC_HPDx_INT_EN
;
4226 if (rdev
->irq
.hpd
[5]) {
4227 DRM_DEBUG("r600_irq_set: hpd 6\n");
4228 hpd6
|= DC_HPDx_INT_EN
;
4230 if (rdev
->irq
.afmt
[0]) {
4231 DRM_DEBUG("r600_irq_set: hdmi 0\n");
4232 hdmi0
|= HDMI0_AZ_FORMAT_WTRIG_MASK
;
4234 if (rdev
->irq
.afmt
[1]) {
4235 DRM_DEBUG("r600_irq_set: hdmi 0\n");
4236 hdmi1
|= HDMI0_AZ_FORMAT_WTRIG_MASK
;
4239 WREG32(CP_INT_CNTL
, cp_int_cntl
);
4240 WREG32(DMA_CNTL
, dma_cntl
);
4241 WREG32(DxMODE_INT_MASK
, mode_int
);
4242 WREG32(D1GRPH_INTERRUPT_CONTROL
, d1grph
);
4243 WREG32(D2GRPH_INTERRUPT_CONTROL
, d2grph
);
4244 WREG32(GRBM_INT_CNTL
, grbm_int_cntl
);
4245 if (ASIC_IS_DCE3(rdev
)) {
4246 WREG32(DC_HPD1_INT_CONTROL
, hpd1
);
4247 WREG32(DC_HPD2_INT_CONTROL
, hpd2
);
4248 WREG32(DC_HPD3_INT_CONTROL
, hpd3
);
4249 WREG32(DC_HPD4_INT_CONTROL
, hpd4
);
4250 if (ASIC_IS_DCE32(rdev
)) {
4251 WREG32(DC_HPD5_INT_CONTROL
, hpd5
);
4252 WREG32(DC_HPD6_INT_CONTROL
, hpd6
);
4253 WREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET0
, hdmi0
);
4254 WREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET1
, hdmi1
);
4256 WREG32(HDMI0_AUDIO_PACKET_CONTROL
, hdmi0
);
4257 WREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL
, hdmi1
);
4260 WREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL
, hpd1
);
4261 WREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL
, hpd2
);
4262 WREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL
, hpd3
);
4263 WREG32(HDMI0_AUDIO_PACKET_CONTROL
, hdmi0
);
4264 WREG32(HDMI1_AUDIO_PACKET_CONTROL
, hdmi1
);
4266 if ((rdev
->family
> CHIP_R600
) && (rdev
->family
< CHIP_RV770
)) {
4267 WREG32(CG_THERMAL_INT
, thermal_int
);
4268 } else if (rdev
->family
>= CHIP_RV770
) {
4269 WREG32(RV770_CG_THERMAL_INT
, thermal_int
);
4275 static void r600_irq_ack(struct radeon_device
*rdev
)
4279 if (ASIC_IS_DCE3(rdev
)) {
4280 rdev
->irq
.stat_regs
.r600
.disp_int
= RREG32(DCE3_DISP_INTERRUPT_STATUS
);
4281 rdev
->irq
.stat_regs
.r600
.disp_int_cont
= RREG32(DCE3_DISP_INTERRUPT_STATUS_CONTINUE
);
4282 rdev
->irq
.stat_regs
.r600
.disp_int_cont2
= RREG32(DCE3_DISP_INTERRUPT_STATUS_CONTINUE2
);
4283 if (ASIC_IS_DCE32(rdev
)) {
4284 rdev
->irq
.stat_regs
.r600
.hdmi0_status
= RREG32(AFMT_STATUS
+ DCE3_HDMI_OFFSET0
);
4285 rdev
->irq
.stat_regs
.r600
.hdmi1_status
= RREG32(AFMT_STATUS
+ DCE3_HDMI_OFFSET1
);
4287 rdev
->irq
.stat_regs
.r600
.hdmi0_status
= RREG32(HDMI0_STATUS
);
4288 rdev
->irq
.stat_regs
.r600
.hdmi1_status
= RREG32(DCE3_HDMI1_STATUS
);
4291 rdev
->irq
.stat_regs
.r600
.disp_int
= RREG32(DISP_INTERRUPT_STATUS
);
4292 rdev
->irq
.stat_regs
.r600
.disp_int_cont
= RREG32(DISP_INTERRUPT_STATUS_CONTINUE
);
4293 rdev
->irq
.stat_regs
.r600
.disp_int_cont2
= 0;
4294 rdev
->irq
.stat_regs
.r600
.hdmi0_status
= RREG32(HDMI0_STATUS
);
4295 rdev
->irq
.stat_regs
.r600
.hdmi1_status
= RREG32(HDMI1_STATUS
);
4297 rdev
->irq
.stat_regs
.r600
.d1grph_int
= RREG32(D1GRPH_INTERRUPT_STATUS
);
4298 rdev
->irq
.stat_regs
.r600
.d2grph_int
= RREG32(D2GRPH_INTERRUPT_STATUS
);
4300 if (rdev
->irq
.stat_regs
.r600
.d1grph_int
& DxGRPH_PFLIP_INT_OCCURRED
)
4301 WREG32(D1GRPH_INTERRUPT_STATUS
, DxGRPH_PFLIP_INT_CLEAR
);
4302 if (rdev
->irq
.stat_regs
.r600
.d2grph_int
& DxGRPH_PFLIP_INT_OCCURRED
)
4303 WREG32(D2GRPH_INTERRUPT_STATUS
, DxGRPH_PFLIP_INT_CLEAR
);
4304 if (rdev
->irq
.stat_regs
.r600
.disp_int
& LB_D1_VBLANK_INTERRUPT
)
4305 WREG32(D1MODE_VBLANK_STATUS
, DxMODE_VBLANK_ACK
);
4306 if (rdev
->irq
.stat_regs
.r600
.disp_int
& LB_D1_VLINE_INTERRUPT
)
4307 WREG32(D1MODE_VLINE_STATUS
, DxMODE_VLINE_ACK
);
4308 if (rdev
->irq
.stat_regs
.r600
.disp_int
& LB_D2_VBLANK_INTERRUPT
)
4309 WREG32(D2MODE_VBLANK_STATUS
, DxMODE_VBLANK_ACK
);
4310 if (rdev
->irq
.stat_regs
.r600
.disp_int
& LB_D2_VLINE_INTERRUPT
)
4311 WREG32(D2MODE_VLINE_STATUS
, DxMODE_VLINE_ACK
);
4312 if (rdev
->irq
.stat_regs
.r600
.disp_int
& DC_HPD1_INTERRUPT
) {
4313 if (ASIC_IS_DCE3(rdev
)) {
4314 tmp
= RREG32(DC_HPD1_INT_CONTROL
);
4315 tmp
|= DC_HPDx_INT_ACK
;
4316 WREG32(DC_HPD1_INT_CONTROL
, tmp
);
4318 tmp
= RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL
);
4319 tmp
|= DC_HPDx_INT_ACK
;
4320 WREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL
, tmp
);
4323 if (rdev
->irq
.stat_regs
.r600
.disp_int
& DC_HPD2_INTERRUPT
) {
4324 if (ASIC_IS_DCE3(rdev
)) {
4325 tmp
= RREG32(DC_HPD2_INT_CONTROL
);
4326 tmp
|= DC_HPDx_INT_ACK
;
4327 WREG32(DC_HPD2_INT_CONTROL
, tmp
);
4329 tmp
= RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL
);
4330 tmp
|= DC_HPDx_INT_ACK
;
4331 WREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL
, tmp
);
4334 if (rdev
->irq
.stat_regs
.r600
.disp_int_cont
& DC_HPD3_INTERRUPT
) {
4335 if (ASIC_IS_DCE3(rdev
)) {
4336 tmp
= RREG32(DC_HPD3_INT_CONTROL
);
4337 tmp
|= DC_HPDx_INT_ACK
;
4338 WREG32(DC_HPD3_INT_CONTROL
, tmp
);
4340 tmp
= RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL
);
4341 tmp
|= DC_HPDx_INT_ACK
;
4342 WREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL
, tmp
);
4345 if (rdev
->irq
.stat_regs
.r600
.disp_int_cont
& DC_HPD4_INTERRUPT
) {
4346 tmp
= RREG32(DC_HPD4_INT_CONTROL
);
4347 tmp
|= DC_HPDx_INT_ACK
;
4348 WREG32(DC_HPD4_INT_CONTROL
, tmp
);
4350 if (ASIC_IS_DCE32(rdev
)) {
4351 if (rdev
->irq
.stat_regs
.r600
.disp_int_cont2
& DC_HPD5_INTERRUPT
) {
4352 tmp
= RREG32(DC_HPD5_INT_CONTROL
);
4353 tmp
|= DC_HPDx_INT_ACK
;
4354 WREG32(DC_HPD5_INT_CONTROL
, tmp
);
4356 if (rdev
->irq
.stat_regs
.r600
.disp_int_cont2
& DC_HPD6_INTERRUPT
) {
4357 tmp
= RREG32(DC_HPD5_INT_CONTROL
);
4358 tmp
|= DC_HPDx_INT_ACK
;
4359 WREG32(DC_HPD6_INT_CONTROL
, tmp
);
4361 if (rdev
->irq
.stat_regs
.r600
.hdmi0_status
& AFMT_AZ_FORMAT_WTRIG
) {
4362 tmp
= RREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET0
);
4363 tmp
|= AFMT_AZ_FORMAT_WTRIG_ACK
;
4364 WREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET0
, tmp
);
4366 if (rdev
->irq
.stat_regs
.r600
.hdmi1_status
& AFMT_AZ_FORMAT_WTRIG
) {
4367 tmp
= RREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET1
);
4368 tmp
|= AFMT_AZ_FORMAT_WTRIG_ACK
;
4369 WREG32(AFMT_AUDIO_PACKET_CONTROL
+ DCE3_HDMI_OFFSET1
, tmp
);
4372 if (rdev
->irq
.stat_regs
.r600
.hdmi0_status
& HDMI0_AZ_FORMAT_WTRIG
) {
4373 tmp
= RREG32(HDMI0_AUDIO_PACKET_CONTROL
);
4374 tmp
|= HDMI0_AZ_FORMAT_WTRIG_ACK
;
4375 WREG32(HDMI0_AUDIO_PACKET_CONTROL
, tmp
);
4377 if (rdev
->irq
.stat_regs
.r600
.hdmi1_status
& HDMI0_AZ_FORMAT_WTRIG
) {
4378 if (ASIC_IS_DCE3(rdev
)) {
4379 tmp
= RREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL
);
4380 tmp
|= HDMI0_AZ_FORMAT_WTRIG_ACK
;
4381 WREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL
, tmp
);
4383 tmp
= RREG32(HDMI1_AUDIO_PACKET_CONTROL
);
4384 tmp
|= HDMI0_AZ_FORMAT_WTRIG_ACK
;
4385 WREG32(HDMI1_AUDIO_PACKET_CONTROL
, tmp
);
4391 void r600_irq_disable(struct radeon_device
*rdev
)
4393 r600_disable_interrupts(rdev
);
4394 /* Wait and acknowledge irq */
4397 r600_disable_interrupt_state(rdev
);
4400 static u32
r600_get_ih_wptr(struct radeon_device
*rdev
)
4404 if (rdev
->wb
.enabled
)
4405 wptr
= le32_to_cpu(rdev
->wb
.wb
[R600_WB_IH_WPTR_OFFSET
/4]);
4407 wptr
= RREG32(IH_RB_WPTR
);
4409 if (wptr
& RB_OVERFLOW
) {
4410 /* When a ring buffer overflow happen start parsing interrupt
4411 * from the last not overwritten vector (wptr + 16). Hopefully
4412 * this should allow us to catchup.
4414 dev_warn(rdev
->dev
, "IH ring buffer overflow (0x%08X, %d, %d)\n",
4415 wptr
, rdev
->ih
.rptr
, (wptr
+ 16) + rdev
->ih
.ptr_mask
);
4416 rdev
->ih
.rptr
= (wptr
+ 16) & rdev
->ih
.ptr_mask
;
4417 tmp
= RREG32(IH_RB_CNTL
);
4418 tmp
|= IH_WPTR_OVERFLOW_CLEAR
;
4419 WREG32(IH_RB_CNTL
, tmp
);
4421 return (wptr
& rdev
->ih
.ptr_mask
);
4425 * Each IV ring entry is 128 bits:
4426 * [7:0] - interrupt source id
4428 * [59:32] - interrupt source data
4429 * [127:60] - reserved
4431 * The basic interrupt vector entries
4432 * are decoded as follows:
4433 * src_id src_data description
4438 * 19 0 FP Hot plug detection A
4439 * 19 1 FP Hot plug detection B
4440 * 19 2 DAC A auto-detection
4441 * 19 3 DAC B auto-detection
4447 * 181 - EOP Interrupt
4450 * Note, these are based on r600 and may need to be
4451 * adjusted or added to on newer asics
4454 int r600_irq_process(struct radeon_device
*rdev
)
4458 u32 src_id
, src_data
;
4460 bool queue_hotplug
= false;
4461 bool queue_hdmi
= false;
4462 bool queue_thermal
= false;
4464 if (!rdev
->ih
.enabled
|| rdev
->shutdown
)
4467 /* No MSIs, need a dummy read to flush PCI DMAs */
4468 if (!rdev
->msi_enabled
)
4471 wptr
= r600_get_ih_wptr(rdev
);
4474 /* is somebody else already processing irqs? */
4475 if (atomic_xchg(&rdev
->ih
.lock
, 1))
4478 rptr
= rdev
->ih
.rptr
;
4479 DRM_DEBUG("r600_irq_process start: rptr %d, wptr %d\n", rptr
, wptr
);
4481 /* Order reading of wptr vs. reading of IH ring data */
4484 /* display interrupts */
4487 while (rptr
!= wptr
) {
4488 /* wptr/rptr are in bytes! */
4489 ring_index
= rptr
/ 4;
4490 src_id
= le32_to_cpu(rdev
->ih
.ring
[ring_index
]) & 0xff;
4491 src_data
= le32_to_cpu(rdev
->ih
.ring
[ring_index
+ 1]) & 0xfffffff;
4494 case 1: /* D1 vblank/vline */
4496 case 0: /* D1 vblank */
4497 if (rdev
->irq
.stat_regs
.r600
.disp_int
& LB_D1_VBLANK_INTERRUPT
) {
4498 if (rdev
->irq
.crtc_vblank_int
[0]) {
4499 drm_handle_vblank(rdev
->ddev
, 0);
4500 rdev
->pm
.vblank_sync
= true;
4501 wake_up(&rdev
->irq
.vblank_queue
);
4503 if (atomic_read(&rdev
->irq
.pflip
[0]))
4504 radeon_crtc_handle_flip(rdev
, 0);
4505 rdev
->irq
.stat_regs
.r600
.disp_int
&= ~LB_D1_VBLANK_INTERRUPT
;
4506 DRM_DEBUG("IH: D1 vblank\n");
4509 case 1: /* D1 vline */
4510 if (rdev
->irq
.stat_regs
.r600
.disp_int
& LB_D1_VLINE_INTERRUPT
) {
4511 rdev
->irq
.stat_regs
.r600
.disp_int
&= ~LB_D1_VLINE_INTERRUPT
;
4512 DRM_DEBUG("IH: D1 vline\n");
4516 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id
, src_data
);
4520 case 5: /* D2 vblank/vline */
4522 case 0: /* D2 vblank */
4523 if (rdev
->irq
.stat_regs
.r600
.disp_int
& LB_D2_VBLANK_INTERRUPT
) {
4524 if (rdev
->irq
.crtc_vblank_int
[1]) {
4525 drm_handle_vblank(rdev
->ddev
, 1);
4526 rdev
->pm
.vblank_sync
= true;
4527 wake_up(&rdev
->irq
.vblank_queue
);
4529 if (atomic_read(&rdev
->irq
.pflip
[1]))
4530 radeon_crtc_handle_flip(rdev
, 1);
4531 rdev
->irq
.stat_regs
.r600
.disp_int
&= ~LB_D2_VBLANK_INTERRUPT
;
4532 DRM_DEBUG("IH: D2 vblank\n");
4535 case 1: /* D1 vline */
4536 if (rdev
->irq
.stat_regs
.r600
.disp_int
& LB_D2_VLINE_INTERRUPT
) {
4537 rdev
->irq
.stat_regs
.r600
.disp_int
&= ~LB_D2_VLINE_INTERRUPT
;
4538 DRM_DEBUG("IH: D2 vline\n");
4542 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id
, src_data
);
4546 case 19: /* HPD/DAC hotplug */
4549 if (rdev
->irq
.stat_regs
.r600
.disp_int
& DC_HPD1_INTERRUPT
) {
4550 rdev
->irq
.stat_regs
.r600
.disp_int
&= ~DC_HPD1_INTERRUPT
;
4551 queue_hotplug
= true;
4552 DRM_DEBUG("IH: HPD1\n");
4556 if (rdev
->irq
.stat_regs
.r600
.disp_int
& DC_HPD2_INTERRUPT
) {
4557 rdev
->irq
.stat_regs
.r600
.disp_int
&= ~DC_HPD2_INTERRUPT
;
4558 queue_hotplug
= true;
4559 DRM_DEBUG("IH: HPD2\n");
4563 if (rdev
->irq
.stat_regs
.r600
.disp_int_cont
& DC_HPD3_INTERRUPT
) {
4564 rdev
->irq
.stat_regs
.r600
.disp_int_cont
&= ~DC_HPD3_INTERRUPT
;
4565 queue_hotplug
= true;
4566 DRM_DEBUG("IH: HPD3\n");
4570 if (rdev
->irq
.stat_regs
.r600
.disp_int_cont
& DC_HPD4_INTERRUPT
) {
4571 rdev
->irq
.stat_regs
.r600
.disp_int_cont
&= ~DC_HPD4_INTERRUPT
;
4572 queue_hotplug
= true;
4573 DRM_DEBUG("IH: HPD4\n");
4577 if (rdev
->irq
.stat_regs
.r600
.disp_int_cont2
& DC_HPD5_INTERRUPT
) {
4578 rdev
->irq
.stat_regs
.r600
.disp_int_cont2
&= ~DC_HPD5_INTERRUPT
;
4579 queue_hotplug
= true;
4580 DRM_DEBUG("IH: HPD5\n");
4584 if (rdev
->irq
.stat_regs
.r600
.disp_int_cont2
& DC_HPD6_INTERRUPT
) {
4585 rdev
->irq
.stat_regs
.r600
.disp_int_cont2
&= ~DC_HPD6_INTERRUPT
;
4586 queue_hotplug
= true;
4587 DRM_DEBUG("IH: HPD6\n");
4591 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id
, src_data
);
4598 if (rdev
->irq
.stat_regs
.r600
.hdmi0_status
& HDMI0_AZ_FORMAT_WTRIG
) {
4599 rdev
->irq
.stat_regs
.r600
.hdmi0_status
&= ~HDMI0_AZ_FORMAT_WTRIG
;
4601 DRM_DEBUG("IH: HDMI0\n");
4605 if (rdev
->irq
.stat_regs
.r600
.hdmi1_status
& HDMI0_AZ_FORMAT_WTRIG
) {
4606 rdev
->irq
.stat_regs
.r600
.hdmi1_status
&= ~HDMI0_AZ_FORMAT_WTRIG
;
4608 DRM_DEBUG("IH: HDMI1\n");
4612 DRM_ERROR("Unhandled interrupt: %d %d\n", src_id
, src_data
);
4616 case 176: /* CP_INT in ring buffer */
4617 case 177: /* CP_INT in IB1 */
4618 case 178: /* CP_INT in IB2 */
4619 DRM_DEBUG("IH: CP int: 0x%08x\n", src_data
);
4620 radeon_fence_process(rdev
, RADEON_RING_TYPE_GFX_INDEX
);
4622 case 181: /* CP EOP event */
4623 DRM_DEBUG("IH: CP EOP\n");
4624 radeon_fence_process(rdev
, RADEON_RING_TYPE_GFX_INDEX
);
4626 case 224: /* DMA trap event */
4627 DRM_DEBUG("IH: DMA trap\n");
4628 radeon_fence_process(rdev
, R600_RING_TYPE_DMA_INDEX
);
4630 case 230: /* thermal low to high */
4631 DRM_DEBUG("IH: thermal low to high\n");
4632 rdev
->pm
.dpm
.thermal
.high_to_low
= false;
4633 queue_thermal
= true;
4635 case 231: /* thermal high to low */
4636 DRM_DEBUG("IH: thermal high to low\n");
4637 rdev
->pm
.dpm
.thermal
.high_to_low
= true;
4638 queue_thermal
= true;
4640 case 233: /* GUI IDLE */
4641 DRM_DEBUG("IH: GUI idle\n");
4644 DRM_DEBUG("Unhandled interrupt: %d %d\n", src_id
, src_data
);
4648 /* wptr/rptr are in bytes! */
4650 rptr
&= rdev
->ih
.ptr_mask
;
4653 schedule_work(&rdev
->hotplug_work
);
4655 schedule_work(&rdev
->audio_work
);
4656 if (queue_thermal
&& rdev
->pm
.dpm_enabled
)
4657 schedule_work(&rdev
->pm
.dpm
.thermal
.work
);
4658 rdev
->ih
.rptr
= rptr
;
4659 WREG32(IH_RB_RPTR
, rdev
->ih
.rptr
);
4660 atomic_set(&rdev
->ih
.lock
, 0);
4662 /* make sure wptr hasn't changed while processing */
4663 wptr
= r600_get_ih_wptr(rdev
);
4673 #if defined(CONFIG_DEBUG_FS)
4675 static int r600_debugfs_mc_info(struct seq_file
*m
, void *data
)
4677 struct drm_info_node
*node
= (struct drm_info_node
*) m
->private;
4678 struct drm_device
*dev
= node
->minor
->dev
;
4679 struct radeon_device
*rdev
= dev
->dev_private
;
4681 DREG32_SYS(m
, rdev
, R_000E50_SRBM_STATUS
);
4682 DREG32_SYS(m
, rdev
, VM_L2_STATUS
);
4686 static struct drm_info_list r600_mc_info_list
[] = {
4687 {"r600_mc_info", r600_debugfs_mc_info
, 0, NULL
},
4691 int r600_debugfs_mc_info_init(struct radeon_device
*rdev
)
4693 #if defined(CONFIG_DEBUG_FS)
4694 return radeon_debugfs_add_files(rdev
, r600_mc_info_list
, ARRAY_SIZE(r600_mc_info_list
));
4701 * r600_ioctl_wait_idle - flush host path cache on wait idle ioctl
4702 * rdev: radeon device structure
4703 * bo: buffer object struct which userspace is waiting for idle
4705 * Some R6XX/R7XX doesn't seems to take into account HDP flush performed
4706 * through ring buffer, this leads to corruption in rendering, see
4707 * http://bugzilla.kernel.org/show_bug.cgi?id=15186 to avoid this we
4708 * directly perform HDP flush by writing register through MMIO.
4710 void r600_ioctl_wait_idle(struct radeon_device
*rdev
, struct radeon_bo
*bo
)
4712 /* r7xx hw bug. write to HDP_DEBUG1 followed by fb read
4713 * rather than write to HDP_REG_COHERENCY_FLUSH_CNTL.
4714 * This seems to cause problems on some AGP cards. Just use the old
4717 if ((rdev
->family
>= CHIP_RV770
) && (rdev
->family
<= CHIP_RV740
) &&
4718 rdev
->vram_scratch
.ptr
&& !(rdev
->flags
& RADEON_IS_AGP
)) {
4719 void __iomem
*ptr
= (void *)rdev
->vram_scratch
.ptr
;
4722 WREG32(HDP_DEBUG1
, 0);
4723 tmp
= readl((void __iomem
*)ptr
);
4725 WREG32(R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL
, 0x1);
4728 void r600_set_pcie_lanes(struct radeon_device
*rdev
, int lanes
)
4730 u32 link_width_cntl
, mask
;
4732 if (rdev
->flags
& RADEON_IS_IGP
)
4735 if (!(rdev
->flags
& RADEON_IS_PCIE
))
4738 /* x2 cards have a special sequence */
4739 if (ASIC_IS_X2(rdev
))
4742 radeon_gui_idle(rdev
);
4746 mask
= RADEON_PCIE_LC_LINK_WIDTH_X0
;
4749 mask
= RADEON_PCIE_LC_LINK_WIDTH_X1
;
4752 mask
= RADEON_PCIE_LC_LINK_WIDTH_X2
;
4755 mask
= RADEON_PCIE_LC_LINK_WIDTH_X4
;
4758 mask
= RADEON_PCIE_LC_LINK_WIDTH_X8
;
4761 /* not actually supported */
4762 mask
= RADEON_PCIE_LC_LINK_WIDTH_X12
;
4765 mask
= RADEON_PCIE_LC_LINK_WIDTH_X16
;
4768 DRM_ERROR("invalid pcie lane request: %d\n", lanes
);
4772 link_width_cntl
= RREG32_PCIE_PORT(RADEON_PCIE_LC_LINK_WIDTH_CNTL
);
4773 link_width_cntl
&= ~RADEON_PCIE_LC_LINK_WIDTH_MASK
;
4774 link_width_cntl
|= mask
<< RADEON_PCIE_LC_LINK_WIDTH_SHIFT
;
4775 link_width_cntl
|= (RADEON_PCIE_LC_RECONFIG_NOW
|
4776 R600_PCIE_LC_RECONFIG_ARC_MISSING_ESCAPE
);
4778 WREG32_PCIE_PORT(RADEON_PCIE_LC_LINK_WIDTH_CNTL
, link_width_cntl
);
4781 int r600_get_pcie_lanes(struct radeon_device
*rdev
)
4783 u32 link_width_cntl
;
4785 if (rdev
->flags
& RADEON_IS_IGP
)
4788 if (!(rdev
->flags
& RADEON_IS_PCIE
))
4791 /* x2 cards have a special sequence */
4792 if (ASIC_IS_X2(rdev
))
4795 radeon_gui_idle(rdev
);
4797 link_width_cntl
= RREG32_PCIE_PORT(RADEON_PCIE_LC_LINK_WIDTH_CNTL
);
4799 switch ((link_width_cntl
& RADEON_PCIE_LC_LINK_WIDTH_RD_MASK
) >> RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT
) {
4800 case RADEON_PCIE_LC_LINK_WIDTH_X1
:
4802 case RADEON_PCIE_LC_LINK_WIDTH_X2
:
4804 case RADEON_PCIE_LC_LINK_WIDTH_X4
:
4806 case RADEON_PCIE_LC_LINK_WIDTH_X8
:
4808 case RADEON_PCIE_LC_LINK_WIDTH_X12
:
4809 /* not actually supported */
4811 case RADEON_PCIE_LC_LINK_WIDTH_X0
:
4812 case RADEON_PCIE_LC_LINK_WIDTH_X16
:
4818 static void r600_pcie_gen2_enable(struct radeon_device
*rdev
)
4820 u32 link_width_cntl
, lanes
, speed_cntl
, training_cntl
, tmp
;
4823 if (radeon_pcie_gen2
== 0)
4826 if (rdev
->flags
& RADEON_IS_IGP
)
4829 if (!(rdev
->flags
& RADEON_IS_PCIE
))
4832 /* x2 cards have a special sequence */
4833 if (ASIC_IS_X2(rdev
))
4836 /* only RV6xx+ chips are supported */
4837 if (rdev
->family
<= CHIP_R600
)
4840 if ((rdev
->pdev
->bus
->max_bus_speed
!= PCIE_SPEED_5_0GT
) &&
4841 (rdev
->pdev
->bus
->max_bus_speed
!= PCIE_SPEED_8_0GT
))
4844 speed_cntl
= RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL
);
4845 if (speed_cntl
& LC_CURRENT_DATA_RATE
) {
4846 DRM_INFO("PCIE gen 2 link speeds already enabled\n");
4850 DRM_INFO("enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n");
4852 /* 55 nm r6xx asics */
4853 if ((rdev
->family
== CHIP_RV670
) ||
4854 (rdev
->family
== CHIP_RV620
) ||
4855 (rdev
->family
== CHIP_RV635
)) {
4856 /* advertise upconfig capability */
4857 link_width_cntl
= RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL
);
4858 link_width_cntl
&= ~LC_UPCONFIGURE_DIS
;
4859 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL
, link_width_cntl
);
4860 link_width_cntl
= RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL
);
4861 if (link_width_cntl
& LC_RENEGOTIATION_SUPPORT
) {
4862 lanes
= (link_width_cntl
& LC_LINK_WIDTH_RD_MASK
) >> LC_LINK_WIDTH_RD_SHIFT
;
4863 link_width_cntl
&= ~(LC_LINK_WIDTH_MASK
|
4864 LC_RECONFIG_ARC_MISSING_ESCAPE
);
4865 link_width_cntl
|= lanes
| LC_RECONFIG_NOW
| LC_RENEGOTIATE_EN
;
4866 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL
, link_width_cntl
);
4868 link_width_cntl
|= LC_UPCONFIGURE_DIS
;
4869 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL
, link_width_cntl
);
4873 speed_cntl
= RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL
);
4874 if ((speed_cntl
& LC_OTHER_SIDE_EVER_SENT_GEN2
) &&
4875 (speed_cntl
& LC_OTHER_SIDE_SUPPORTS_GEN2
)) {
4877 /* 55 nm r6xx asics */
4878 if ((rdev
->family
== CHIP_RV670
) ||
4879 (rdev
->family
== CHIP_RV620
) ||
4880 (rdev
->family
== CHIP_RV635
)) {
4881 WREG32(MM_CFGREGS_CNTL
, 0x8);
4882 link_cntl2
= RREG32(0x4088);
4883 WREG32(MM_CFGREGS_CNTL
, 0);
4884 /* not supported yet */
4885 if (link_cntl2
& SELECTABLE_DEEMPHASIS
)
4889 speed_cntl
&= ~LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK
;
4890 speed_cntl
|= (0x3 << LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT
);
4891 speed_cntl
&= ~LC_VOLTAGE_TIMER_SEL_MASK
;
4892 speed_cntl
&= ~LC_FORCE_DIS_HW_SPEED_CHANGE
;
4893 speed_cntl
|= LC_FORCE_EN_HW_SPEED_CHANGE
;
4894 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL
, speed_cntl
);
4896 tmp
= RREG32(0x541c);
4897 WREG32(0x541c, tmp
| 0x8);
4898 WREG32(MM_CFGREGS_CNTL
, MM_WR_TO_CFG_EN
);
4899 link_cntl2
= RREG16(0x4088);
4900 link_cntl2
&= ~TARGET_LINK_SPEED_MASK
;
4902 WREG16(0x4088, link_cntl2
);
4903 WREG32(MM_CFGREGS_CNTL
, 0);
4905 if ((rdev
->family
== CHIP_RV670
) ||
4906 (rdev
->family
== CHIP_RV620
) ||
4907 (rdev
->family
== CHIP_RV635
)) {
4908 training_cntl
= RREG32_PCIE_PORT(PCIE_LC_TRAINING_CNTL
);
4909 training_cntl
&= ~LC_POINT_7_PLUS_EN
;
4910 WREG32_PCIE_PORT(PCIE_LC_TRAINING_CNTL
, training_cntl
);
4912 speed_cntl
= RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL
);
4913 speed_cntl
&= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN
;
4914 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL
, speed_cntl
);
4917 speed_cntl
= RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL
);
4918 speed_cntl
|= LC_GEN2_EN_STRAP
;
4919 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL
, speed_cntl
);
4922 link_width_cntl
= RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL
);
4923 /* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */
4925 link_width_cntl
|= LC_UPCONFIGURE_DIS
;
4927 link_width_cntl
&= ~LC_UPCONFIGURE_DIS
;
4928 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL
, link_width_cntl
);
4933 * r600_get_gpu_clock_counter - return GPU clock counter snapshot
4935 * @rdev: radeon_device pointer
4937 * Fetches a GPU clock counter snapshot (R6xx-cayman).
4938 * Returns the 64 bit clock counter snapshot.
4940 uint64_t r600_get_gpu_clock_counter(struct radeon_device
*rdev
)
4944 mutex_lock(&rdev
->gpu_clock_mutex
);
4945 WREG32(RLC_CAPTURE_GPU_CLOCK_COUNT
, 1);
4946 clock
= (uint64_t)RREG32(RLC_GPU_CLOCK_COUNT_LSB
) |
4947 ((uint64_t)RREG32(RLC_GPU_CLOCK_COUNT_MSB
) << 32ULL);
4948 mutex_unlock(&rdev
->gpu_clock_mutex
);