2 * drivers/mmc/host/omap_hsmmc.c
4 * Driver for OMAP2430/3430 MMC controller.
6 * Copyright (C) 2007 Texas Instruments.
9 * Syed Mohammed Khasim <x0khasim@ti.com>
10 * Madhusudhan <madhu.cr@ti.com>
11 * Mohit Jalori <mjalori@ti.com>
13 * This file is licensed under the terms of the GNU General Public License
14 * version 2. This program is licensed "as is" without any warranty of any
15 * kind, whether express or implied.
18 #include <linux/module.h>
19 #include <linux/init.h>
20 #include <linux/kernel.h>
21 #include <linux/debugfs.h>
22 #include <linux/dmaengine.h>
23 #include <linux/seq_file.h>
24 #include <linux/sizes.h>
25 #include <linux/interrupt.h>
26 #include <linux/delay.h>
27 #include <linux/dma-mapping.h>
28 #include <linux/platform_device.h>
29 #include <linux/timer.h>
30 #include <linux/clk.h>
32 #include <linux/of_irq.h>
33 #include <linux/of_gpio.h>
34 #include <linux/of_device.h>
35 #include <linux/omap-dmaengine.h>
36 #include <linux/mmc/host.h>
37 #include <linux/mmc/core.h>
38 #include <linux/mmc/mmc.h>
39 #include <linux/mmc/slot-gpio.h>
41 #include <linux/irq.h>
42 #include <linux/gpio.h>
43 #include <linux/regulator/consumer.h>
44 #include <linux/pinctrl/consumer.h>
45 #include <linux/pm_runtime.h>
46 #include <linux/pm_wakeirq.h>
47 #include <linux/platform_data/hsmmc-omap.h>
49 /* OMAP HSMMC Host Controller Registers */
50 #define OMAP_HSMMC_SYSSTATUS 0x0014
51 #define OMAP_HSMMC_CON 0x002C
52 #define OMAP_HSMMC_SDMASA 0x0100
53 #define OMAP_HSMMC_BLK 0x0104
54 #define OMAP_HSMMC_ARG 0x0108
55 #define OMAP_HSMMC_CMD 0x010C
56 #define OMAP_HSMMC_RSP10 0x0110
57 #define OMAP_HSMMC_RSP32 0x0114
58 #define OMAP_HSMMC_RSP54 0x0118
59 #define OMAP_HSMMC_RSP76 0x011C
60 #define OMAP_HSMMC_DATA 0x0120
61 #define OMAP_HSMMC_PSTATE 0x0124
62 #define OMAP_HSMMC_HCTL 0x0128
63 #define OMAP_HSMMC_SYSCTL 0x012C
64 #define OMAP_HSMMC_STAT 0x0130
65 #define OMAP_HSMMC_IE 0x0134
66 #define OMAP_HSMMC_ISE 0x0138
67 #define OMAP_HSMMC_AC12 0x013C
68 #define OMAP_HSMMC_CAPA 0x0140
70 #define VS18 (1 << 26)
71 #define VS30 (1 << 25)
73 #define SDVS18 (0x5 << 9)
74 #define SDVS30 (0x6 << 9)
75 #define SDVS33 (0x7 << 9)
76 #define SDVS_MASK 0x00000E00
77 #define SDVSCLR 0xFFFFF1FF
78 #define SDVSDET 0x00000400
85 #define CLKD_MAX 0x3FF /* max clock divisor: 1023 */
86 #define CLKD_MASK 0x0000FFC0
88 #define DTO_MASK 0x000F0000
90 #define INIT_STREAM (1 << 1)
91 #define ACEN_ACMD23 (2 << 2)
92 #define DP_SELECT (1 << 21)
97 #define FOUR_BIT (1 << 1)
100 #define DDR (1 << 19)
101 #define CLKEXTFREE (1 << 16)
102 #define CTPL (1 << 11)
105 #define STAT_CLEAR 0xFFFFFFFF
106 #define INIT_STREAM_CMD 0x00000000
107 #define DUAL_VOLT_OCR_BIT 7
108 #define SRC (1 << 25)
109 #define SRD (1 << 26)
110 #define SOFTRESET (1 << 1)
113 #define DLEV_DAT(x) (1 << (20 + (x)))
115 /* Interrupt masks for IE and ISE register */
116 #define CC_EN (1 << 0)
117 #define TC_EN (1 << 1)
118 #define BWR_EN (1 << 4)
119 #define BRR_EN (1 << 5)
120 #define CIRQ_EN (1 << 8)
121 #define ERR_EN (1 << 15)
122 #define CTO_EN (1 << 16)
123 #define CCRC_EN (1 << 17)
124 #define CEB_EN (1 << 18)
125 #define CIE_EN (1 << 19)
126 #define DTO_EN (1 << 20)
127 #define DCRC_EN (1 << 21)
128 #define DEB_EN (1 << 22)
129 #define ACE_EN (1 << 24)
130 #define CERR_EN (1 << 28)
131 #define BADA_EN (1 << 29)
133 #define INT_EN_MASK (BADA_EN | CERR_EN | ACE_EN | DEB_EN | DCRC_EN |\
134 DTO_EN | CIE_EN | CEB_EN | CCRC_EN | CTO_EN | \
135 BRR_EN | BWR_EN | TC_EN | CC_EN)
138 #define ACIE (1 << 4)
139 #define ACEB (1 << 3)
140 #define ACCE (1 << 2)
141 #define ACTO (1 << 1)
142 #define ACNE (1 << 0)
144 #define MMC_AUTOSUSPEND_DELAY 100
145 #define MMC_TIMEOUT_MS 20 /* 20 mSec */
146 #define MMC_TIMEOUT_US 20000 /* 20000 micro Sec */
147 #define OMAP_MMC_MIN_CLOCK 400000
148 #define OMAP_MMC_MAX_CLOCK 52000000
149 #define DRIVER_NAME "omap_hsmmc"
151 #define VDD_1V8 1800000 /* 180000 uV */
152 #define VDD_3V0 3000000 /* 300000 uV */
153 #define VDD_165_195 (ffs(MMC_VDD_165_195) - 1)
156 * One controller can have multiple slots, like on some omap boards using
157 * omap.c controller driver. Luckily this is not currently done on any known
158 * omap_hsmmc.c device.
160 #define mmc_pdata(host) host->pdata
163 * MMC Host controller read/write API's
165 #define OMAP_HSMMC_READ(base, reg) \
166 __raw_readl((base) + OMAP_HSMMC_##reg)
168 #define OMAP_HSMMC_WRITE(base, reg, val) \
169 __raw_writel((val), (base) + OMAP_HSMMC_##reg)
171 struct omap_hsmmc_next
{
172 unsigned int dma_len
;
176 struct omap_hsmmc_host
{
178 struct mmc_host
*mmc
;
179 struct mmc_request
*mrq
;
180 struct mmc_command
*cmd
;
181 struct mmc_data
*data
;
185 * vcc == configured supply
186 * vcc_aux == optional
187 * - MMC1, supply for DAT4..DAT7
188 * - MMC2/MMC2, external level shifter voltage supply, for
189 * chip (SDIO, eMMC, etc) or transceiver (MMC2 only)
191 struct regulator
*vcc
;
192 struct regulator
*vcc_aux
;
193 struct regulator
*pbias
;
196 resource_size_t mapbase
;
197 spinlock_t irq_lock
; /* Prevent races with irq handler */
198 unsigned int dma_len
;
199 unsigned int dma_sg_idx
;
200 unsigned char bus_mode
;
201 unsigned char power_mode
;
210 struct dma_chan
*tx_chan
;
211 struct dma_chan
*rx_chan
;
218 unsigned long clk_rate
;
220 #define AUTO_CMD23 (1 << 0) /* Auto CMD23 support */
221 #define HSMMC_SDIO_IRQ_ENABLED (1 << 1) /* SDIO irq enabled */
222 struct omap_hsmmc_next next_data
;
223 struct omap_hsmmc_platform_data
*pdata
;
225 /* return MMC cover switch state, can be NULL if not supported.
227 * possible return values:
231 int (*get_cover_state
)(struct device
*dev
);
233 int (*card_detect
)(struct device
*dev
);
236 struct omap_mmc_of_data
{
241 static void omap_hsmmc_start_dma_transfer(struct omap_hsmmc_host
*host
);
243 static int omap_hsmmc_card_detect(struct device
*dev
)
245 struct omap_hsmmc_host
*host
= dev_get_drvdata(dev
);
247 return mmc_gpio_get_cd(host
->mmc
);
250 static int omap_hsmmc_get_cover_state(struct device
*dev
)
252 struct omap_hsmmc_host
*host
= dev_get_drvdata(dev
);
254 return mmc_gpio_get_cd(host
->mmc
);
257 #ifdef CONFIG_REGULATOR
259 static int omap_hsmmc_set_power(struct device
*dev
, int power_on
, int vdd
)
261 struct omap_hsmmc_host
*host
=
262 platform_get_drvdata(to_platform_device(dev
));
266 * If we don't see a Vcc regulator, assume it's a fixed
267 * voltage always-on regulator.
272 if (mmc_pdata(host
)->before_set_reg
)
273 mmc_pdata(host
)->before_set_reg(dev
, power_on
, vdd
);
276 if (host
->pbias_enabled
== 1) {
277 ret
= regulator_disable(host
->pbias
);
279 host
->pbias_enabled
= 0;
281 regulator_set_voltage(host
->pbias
, VDD_3V0
, VDD_3V0
);
285 * Assume Vcc regulator is used only to power the card ... OMAP
286 * VDDS is used to power the pins, optionally with a transceiver to
287 * support cards using voltages other than VDDS (1.8V nominal). When a
288 * transceiver is used, DAT3..7 are muxed as transceiver control pins.
290 * In some cases this regulator won't support enable/disable;
291 * e.g. it's a fixed rail for a WLAN chip.
293 * In other cases vcc_aux switches interface power. Example, for
294 * eMMC cards it represents VccQ. Sometimes transceivers or SDIO
295 * chips/cards need an interface voltage rail too.
299 ret
= mmc_regulator_set_ocr(host
->mmc
, host
->vcc
, vdd
);
300 /* Enable interface voltage rail, if needed */
301 if (ret
== 0 && host
->vcc_aux
) {
302 ret
= regulator_enable(host
->vcc_aux
);
303 if (ret
< 0 && host
->vcc
)
304 ret
= mmc_regulator_set_ocr(host
->mmc
,
308 /* Shut down the rail */
310 ret
= regulator_disable(host
->vcc_aux
);
312 /* Then proceed to shut down the local regulator */
313 ret
= mmc_regulator_set_ocr(host
->mmc
,
319 if (vdd
<= VDD_165_195
)
320 ret
= regulator_set_voltage(host
->pbias
, VDD_1V8
,
323 ret
= regulator_set_voltage(host
->pbias
, VDD_3V0
,
326 goto error_set_power
;
328 if (host
->pbias_enabled
== 0) {
329 ret
= regulator_enable(host
->pbias
);
331 host
->pbias_enabled
= 1;
335 if (mmc_pdata(host
)->after_set_reg
)
336 mmc_pdata(host
)->after_set_reg(dev
, power_on
, vdd
);
342 static int omap_hsmmc_reg_get(struct omap_hsmmc_host
*host
)
344 struct regulator
*reg
;
347 reg
= devm_regulator_get(host
->dev
, "vmmc");
349 dev_err(host
->dev
, "unable to get vmmc regulator %ld\n",
354 ocr_value
= mmc_regulator_get_ocrmask(reg
);
355 if (!mmc_pdata(host
)->ocr_mask
) {
356 mmc_pdata(host
)->ocr_mask
= ocr_value
;
358 if (!(mmc_pdata(host
)->ocr_mask
& ocr_value
)) {
359 dev_err(host
->dev
, "ocrmask %x is not supported\n",
360 mmc_pdata(host
)->ocr_mask
);
361 mmc_pdata(host
)->ocr_mask
= 0;
366 mmc_pdata(host
)->set_power
= omap_hsmmc_set_power
;
368 /* Allow an aux regulator */
369 reg
= devm_regulator_get_optional(host
->dev
, "vmmc_aux");
370 host
->vcc_aux
= IS_ERR(reg
) ? NULL
: reg
;
372 reg
= devm_regulator_get_optional(host
->dev
, "pbias");
373 host
->pbias
= IS_ERR(reg
) ? NULL
: reg
;
375 /* For eMMC do not power off when not in sleep state */
376 if (mmc_pdata(host
)->no_regulator_off_init
)
379 * To disable boot_on regulator, enable regulator
380 * to increase usecount and then disable it.
382 if ((host
->vcc
&& regulator_is_enabled(host
->vcc
) > 0) ||
383 (host
->vcc_aux
&& regulator_is_enabled(host
->vcc_aux
))) {
384 int vdd
= ffs(mmc_pdata(host
)->ocr_mask
) - 1;
386 mmc_pdata(host
)->set_power(host
->dev
, 1, vdd
);
387 mmc_pdata(host
)->set_power(host
->dev
, 0, 0);
393 static void omap_hsmmc_reg_put(struct omap_hsmmc_host
*host
)
395 mmc_pdata(host
)->set_power
= NULL
;
398 static inline int omap_hsmmc_have_reg(void)
405 static inline int omap_hsmmc_reg_get(struct omap_hsmmc_host
*host
)
410 static inline void omap_hsmmc_reg_put(struct omap_hsmmc_host
*host
)
414 static inline int omap_hsmmc_have_reg(void)
421 static irqreturn_t
omap_hsmmc_cover_irq(int irq
, void *dev_id
);
423 static int omap_hsmmc_gpio_init(struct mmc_host
*mmc
,
424 struct omap_hsmmc_host
*host
,
425 struct omap_hsmmc_platform_data
*pdata
)
429 if (gpio_is_valid(pdata
->gpio_cod
)) {
430 ret
= mmc_gpio_request_cd(mmc
, pdata
->gpio_cod
, 0);
434 host
->get_cover_state
= omap_hsmmc_get_cover_state
;
435 mmc_gpio_set_cd_isr(mmc
, omap_hsmmc_cover_irq
);
436 } else if (gpio_is_valid(pdata
->gpio_cd
)) {
437 ret
= mmc_gpio_request_cd(mmc
, pdata
->gpio_cd
, 0);
441 host
->card_detect
= omap_hsmmc_card_detect
;
444 if (gpio_is_valid(pdata
->gpio_wp
)) {
445 ret
= mmc_gpio_request_ro(mmc
, pdata
->gpio_wp
);
454 * Start clock to the card
456 static void omap_hsmmc_start_clock(struct omap_hsmmc_host
*host
)
458 OMAP_HSMMC_WRITE(host
->base
, SYSCTL
,
459 OMAP_HSMMC_READ(host
->base
, SYSCTL
) | CEN
);
463 * Stop clock to the card
465 static void omap_hsmmc_stop_clock(struct omap_hsmmc_host
*host
)
467 OMAP_HSMMC_WRITE(host
->base
, SYSCTL
,
468 OMAP_HSMMC_READ(host
->base
, SYSCTL
) & ~CEN
);
469 if ((OMAP_HSMMC_READ(host
->base
, SYSCTL
) & CEN
) != 0x0)
470 dev_dbg(mmc_dev(host
->mmc
), "MMC Clock is not stopped\n");
473 static void omap_hsmmc_enable_irq(struct omap_hsmmc_host
*host
,
474 struct mmc_command
*cmd
)
476 u32 irq_mask
= INT_EN_MASK
;
480 irq_mask
&= ~(BRR_EN
| BWR_EN
);
482 /* Disable timeout for erases */
483 if (cmd
->opcode
== MMC_ERASE
)
486 spin_lock_irqsave(&host
->irq_lock
, flags
);
487 OMAP_HSMMC_WRITE(host
->base
, STAT
, STAT_CLEAR
);
488 OMAP_HSMMC_WRITE(host
->base
, ISE
, irq_mask
);
490 /* latch pending CIRQ, but don't signal MMC core */
491 if (host
->flags
& HSMMC_SDIO_IRQ_ENABLED
)
493 OMAP_HSMMC_WRITE(host
->base
, IE
, irq_mask
);
494 spin_unlock_irqrestore(&host
->irq_lock
, flags
);
497 static void omap_hsmmc_disable_irq(struct omap_hsmmc_host
*host
)
502 spin_lock_irqsave(&host
->irq_lock
, flags
);
503 /* no transfer running but need to keep cirq if enabled */
504 if (host
->flags
& HSMMC_SDIO_IRQ_ENABLED
)
506 OMAP_HSMMC_WRITE(host
->base
, ISE
, irq_mask
);
507 OMAP_HSMMC_WRITE(host
->base
, IE
, irq_mask
);
508 OMAP_HSMMC_WRITE(host
->base
, STAT
, STAT_CLEAR
);
509 spin_unlock_irqrestore(&host
->irq_lock
, flags
);
512 /* Calculate divisor for the given clock frequency */
513 static u16
calc_divisor(struct omap_hsmmc_host
*host
, struct mmc_ios
*ios
)
518 dsor
= DIV_ROUND_UP(clk_get_rate(host
->fclk
), ios
->clock
);
526 static void omap_hsmmc_set_clock(struct omap_hsmmc_host
*host
)
528 struct mmc_ios
*ios
= &host
->mmc
->ios
;
529 unsigned long regval
;
530 unsigned long timeout
;
531 unsigned long clkdiv
;
533 dev_vdbg(mmc_dev(host
->mmc
), "Set clock to %uHz\n", ios
->clock
);
535 omap_hsmmc_stop_clock(host
);
537 regval
= OMAP_HSMMC_READ(host
->base
, SYSCTL
);
538 regval
= regval
& ~(CLKD_MASK
| DTO_MASK
);
539 clkdiv
= calc_divisor(host
, ios
);
540 regval
= regval
| (clkdiv
<< 6) | (DTO
<< 16);
541 OMAP_HSMMC_WRITE(host
->base
, SYSCTL
, regval
);
542 OMAP_HSMMC_WRITE(host
->base
, SYSCTL
,
543 OMAP_HSMMC_READ(host
->base
, SYSCTL
) | ICE
);
545 /* Wait till the ICS bit is set */
546 timeout
= jiffies
+ msecs_to_jiffies(MMC_TIMEOUT_MS
);
547 while ((OMAP_HSMMC_READ(host
->base
, SYSCTL
) & ICS
) != ICS
548 && time_before(jiffies
, timeout
))
552 * Enable High-Speed Support
554 * - Controller should support High-Speed-Enable Bit
555 * - Controller should not be using DDR Mode
556 * - Controller should advertise that it supports High Speed
557 * in capabilities register
558 * - MMC/SD clock coming out of controller > 25MHz
560 if ((mmc_pdata(host
)->features
& HSMMC_HAS_HSPE_SUPPORT
) &&
561 (ios
->timing
!= MMC_TIMING_MMC_DDR52
) &&
562 (ios
->timing
!= MMC_TIMING_UHS_DDR50
) &&
563 ((OMAP_HSMMC_READ(host
->base
, CAPA
) & HSS
) == HSS
)) {
564 regval
= OMAP_HSMMC_READ(host
->base
, HCTL
);
565 if (clkdiv
&& (clk_get_rate(host
->fclk
)/clkdiv
) > 25000000)
570 OMAP_HSMMC_WRITE(host
->base
, HCTL
, regval
);
573 omap_hsmmc_start_clock(host
);
576 static void omap_hsmmc_set_bus_width(struct omap_hsmmc_host
*host
)
578 struct mmc_ios
*ios
= &host
->mmc
->ios
;
581 con
= OMAP_HSMMC_READ(host
->base
, CON
);
582 if (ios
->timing
== MMC_TIMING_MMC_DDR52
||
583 ios
->timing
== MMC_TIMING_UHS_DDR50
)
584 con
|= DDR
; /* configure in DDR mode */
587 switch (ios
->bus_width
) {
588 case MMC_BUS_WIDTH_8
:
589 OMAP_HSMMC_WRITE(host
->base
, CON
, con
| DW8
);
591 case MMC_BUS_WIDTH_4
:
592 OMAP_HSMMC_WRITE(host
->base
, CON
, con
& ~DW8
);
593 OMAP_HSMMC_WRITE(host
->base
, HCTL
,
594 OMAP_HSMMC_READ(host
->base
, HCTL
) | FOUR_BIT
);
596 case MMC_BUS_WIDTH_1
:
597 OMAP_HSMMC_WRITE(host
->base
, CON
, con
& ~DW8
);
598 OMAP_HSMMC_WRITE(host
->base
, HCTL
,
599 OMAP_HSMMC_READ(host
->base
, HCTL
) & ~FOUR_BIT
);
604 static void omap_hsmmc_set_bus_mode(struct omap_hsmmc_host
*host
)
606 struct mmc_ios
*ios
= &host
->mmc
->ios
;
609 con
= OMAP_HSMMC_READ(host
->base
, CON
);
610 if (ios
->bus_mode
== MMC_BUSMODE_OPENDRAIN
)
611 OMAP_HSMMC_WRITE(host
->base
, CON
, con
| OD
);
613 OMAP_HSMMC_WRITE(host
->base
, CON
, con
& ~OD
);
619 * Restore the MMC host context, if it was lost as result of a
620 * power state change.
622 static int omap_hsmmc_context_restore(struct omap_hsmmc_host
*host
)
624 struct mmc_ios
*ios
= &host
->mmc
->ios
;
626 unsigned long timeout
;
628 if (host
->con
== OMAP_HSMMC_READ(host
->base
, CON
) &&
629 host
->hctl
== OMAP_HSMMC_READ(host
->base
, HCTL
) &&
630 host
->sysctl
== OMAP_HSMMC_READ(host
->base
, SYSCTL
) &&
631 host
->capa
== OMAP_HSMMC_READ(host
->base
, CAPA
))
634 host
->context_loss
++;
636 if (host
->pdata
->controller_flags
& OMAP_HSMMC_SUPPORTS_DUAL_VOLT
) {
637 if (host
->power_mode
!= MMC_POWER_OFF
&&
638 (1 << ios
->vdd
) <= MMC_VDD_23_24
)
648 if (host
->mmc
->caps
& MMC_CAP_SDIO_IRQ
)
651 OMAP_HSMMC_WRITE(host
->base
, HCTL
,
652 OMAP_HSMMC_READ(host
->base
, HCTL
) | hctl
);
654 OMAP_HSMMC_WRITE(host
->base
, CAPA
,
655 OMAP_HSMMC_READ(host
->base
, CAPA
) | capa
);
657 OMAP_HSMMC_WRITE(host
->base
, HCTL
,
658 OMAP_HSMMC_READ(host
->base
, HCTL
) | SDBP
);
660 timeout
= jiffies
+ msecs_to_jiffies(MMC_TIMEOUT_MS
);
661 while ((OMAP_HSMMC_READ(host
->base
, HCTL
) & SDBP
) != SDBP
662 && time_before(jiffies
, timeout
))
665 OMAP_HSMMC_WRITE(host
->base
, ISE
, 0);
666 OMAP_HSMMC_WRITE(host
->base
, IE
, 0);
667 OMAP_HSMMC_WRITE(host
->base
, STAT
, STAT_CLEAR
);
669 /* Do not initialize card-specific things if the power is off */
670 if (host
->power_mode
== MMC_POWER_OFF
)
673 omap_hsmmc_set_bus_width(host
);
675 omap_hsmmc_set_clock(host
);
677 omap_hsmmc_set_bus_mode(host
);
680 dev_dbg(mmc_dev(host
->mmc
), "context is restored: restore count %d\n",
686 * Save the MMC host context (store the number of power state changes so far).
688 static void omap_hsmmc_context_save(struct omap_hsmmc_host
*host
)
690 host
->con
= OMAP_HSMMC_READ(host
->base
, CON
);
691 host
->hctl
= OMAP_HSMMC_READ(host
->base
, HCTL
);
692 host
->sysctl
= OMAP_HSMMC_READ(host
->base
, SYSCTL
);
693 host
->capa
= OMAP_HSMMC_READ(host
->base
, CAPA
);
698 static int omap_hsmmc_context_restore(struct omap_hsmmc_host
*host
)
703 static void omap_hsmmc_context_save(struct omap_hsmmc_host
*host
)
710 * Send init stream sequence to card
711 * before sending IDLE command
713 static void send_init_stream(struct omap_hsmmc_host
*host
)
716 unsigned long timeout
;
718 if (host
->protect_card
)
721 disable_irq(host
->irq
);
723 OMAP_HSMMC_WRITE(host
->base
, IE
, INT_EN_MASK
);
724 OMAP_HSMMC_WRITE(host
->base
, CON
,
725 OMAP_HSMMC_READ(host
->base
, CON
) | INIT_STREAM
);
726 OMAP_HSMMC_WRITE(host
->base
, CMD
, INIT_STREAM_CMD
);
728 timeout
= jiffies
+ msecs_to_jiffies(MMC_TIMEOUT_MS
);
729 while ((reg
!= CC_EN
) && time_before(jiffies
, timeout
))
730 reg
= OMAP_HSMMC_READ(host
->base
, STAT
) & CC_EN
;
732 OMAP_HSMMC_WRITE(host
->base
, CON
,
733 OMAP_HSMMC_READ(host
->base
, CON
) & ~INIT_STREAM
);
735 OMAP_HSMMC_WRITE(host
->base
, STAT
, STAT_CLEAR
);
736 OMAP_HSMMC_READ(host
->base
, STAT
);
738 enable_irq(host
->irq
);
742 int omap_hsmmc_cover_is_closed(struct omap_hsmmc_host
*host
)
746 if (host
->get_cover_state
)
747 r
= host
->get_cover_state(host
->dev
);
752 omap_hsmmc_show_cover_switch(struct device
*dev
, struct device_attribute
*attr
,
755 struct mmc_host
*mmc
= container_of(dev
, struct mmc_host
, class_dev
);
756 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
758 return sprintf(buf
, "%s\n",
759 omap_hsmmc_cover_is_closed(host
) ? "closed" : "open");
762 static DEVICE_ATTR(cover_switch
, S_IRUGO
, omap_hsmmc_show_cover_switch
, NULL
);
765 omap_hsmmc_show_slot_name(struct device
*dev
, struct device_attribute
*attr
,
768 struct mmc_host
*mmc
= container_of(dev
, struct mmc_host
, class_dev
);
769 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
771 return sprintf(buf
, "%s\n", mmc_pdata(host
)->name
);
774 static DEVICE_ATTR(slot_name
, S_IRUGO
, omap_hsmmc_show_slot_name
, NULL
);
777 * Configure the response type and send the cmd.
780 omap_hsmmc_start_command(struct omap_hsmmc_host
*host
, struct mmc_command
*cmd
,
781 struct mmc_data
*data
)
783 int cmdreg
= 0, resptype
= 0, cmdtype
= 0;
785 dev_vdbg(mmc_dev(host
->mmc
), "%s: CMD%d, argument 0x%08x\n",
786 mmc_hostname(host
->mmc
), cmd
->opcode
, cmd
->arg
);
789 omap_hsmmc_enable_irq(host
, cmd
);
791 host
->response_busy
= 0;
792 if (cmd
->flags
& MMC_RSP_PRESENT
) {
793 if (cmd
->flags
& MMC_RSP_136
)
795 else if (cmd
->flags
& MMC_RSP_BUSY
) {
797 host
->response_busy
= 1;
803 * Unlike OMAP1 controller, the cmdtype does not seem to be based on
804 * ac, bc, adtc, bcr. Only commands ending an open ended transfer need
805 * a val of 0x3, rest 0x0.
807 if (cmd
== host
->mrq
->stop
)
810 cmdreg
= (cmd
->opcode
<< 24) | (resptype
<< 16) | (cmdtype
<< 22);
812 if ((host
->flags
& AUTO_CMD23
) && mmc_op_multi(cmd
->opcode
) &&
814 cmdreg
|= ACEN_ACMD23
;
815 OMAP_HSMMC_WRITE(host
->base
, SDMASA
, host
->mrq
->sbc
->arg
);
818 cmdreg
|= DP_SELECT
| MSBS
| BCE
;
819 if (data
->flags
& MMC_DATA_READ
)
828 host
->req_in_progress
= 1;
830 OMAP_HSMMC_WRITE(host
->base
, ARG
, cmd
->arg
);
831 OMAP_HSMMC_WRITE(host
->base
, CMD
, cmdreg
);
835 omap_hsmmc_get_dma_dir(struct omap_hsmmc_host
*host
, struct mmc_data
*data
)
837 if (data
->flags
& MMC_DATA_WRITE
)
838 return DMA_TO_DEVICE
;
840 return DMA_FROM_DEVICE
;
843 static struct dma_chan
*omap_hsmmc_get_dma_chan(struct omap_hsmmc_host
*host
,
844 struct mmc_data
*data
)
846 return data
->flags
& MMC_DATA_WRITE
? host
->tx_chan
: host
->rx_chan
;
849 static void omap_hsmmc_request_done(struct omap_hsmmc_host
*host
, struct mmc_request
*mrq
)
854 spin_lock_irqsave(&host
->irq_lock
, flags
);
855 host
->req_in_progress
= 0;
856 dma_ch
= host
->dma_ch
;
857 spin_unlock_irqrestore(&host
->irq_lock
, flags
);
859 omap_hsmmc_disable_irq(host
);
860 /* Do not complete the request if DMA is still in progress */
861 if (mrq
->data
&& host
->use_dma
&& dma_ch
!= -1)
864 mmc_request_done(host
->mmc
, mrq
);
865 pm_runtime_mark_last_busy(host
->dev
);
866 pm_runtime_put_autosuspend(host
->dev
);
870 * Notify the transfer complete to MMC core
873 omap_hsmmc_xfer_done(struct omap_hsmmc_host
*host
, struct mmc_data
*data
)
876 struct mmc_request
*mrq
= host
->mrq
;
878 /* TC before CC from CMD6 - don't know why, but it happens */
879 if (host
->cmd
&& host
->cmd
->opcode
== 6 &&
880 host
->response_busy
) {
881 host
->response_busy
= 0;
885 omap_hsmmc_request_done(host
, mrq
);
892 data
->bytes_xfered
+= data
->blocks
* (data
->blksz
);
894 data
->bytes_xfered
= 0;
896 if (data
->stop
&& (data
->error
|| !host
->mrq
->sbc
))
897 omap_hsmmc_start_command(host
, data
->stop
, NULL
);
899 omap_hsmmc_request_done(host
, data
->mrq
);
903 * Notify the core about command completion
906 omap_hsmmc_cmd_done(struct omap_hsmmc_host
*host
, struct mmc_command
*cmd
)
908 if (host
->mrq
->sbc
&& (host
->cmd
== host
->mrq
->sbc
) &&
909 !host
->mrq
->sbc
->error
&& !(host
->flags
& AUTO_CMD23
)) {
911 omap_hsmmc_start_dma_transfer(host
);
912 omap_hsmmc_start_command(host
, host
->mrq
->cmd
,
919 if (cmd
->flags
& MMC_RSP_PRESENT
) {
920 if (cmd
->flags
& MMC_RSP_136
) {
921 /* response type 2 */
922 cmd
->resp
[3] = OMAP_HSMMC_READ(host
->base
, RSP10
);
923 cmd
->resp
[2] = OMAP_HSMMC_READ(host
->base
, RSP32
);
924 cmd
->resp
[1] = OMAP_HSMMC_READ(host
->base
, RSP54
);
925 cmd
->resp
[0] = OMAP_HSMMC_READ(host
->base
, RSP76
);
927 /* response types 1, 1b, 3, 4, 5, 6 */
928 cmd
->resp
[0] = OMAP_HSMMC_READ(host
->base
, RSP10
);
931 if ((host
->data
== NULL
&& !host
->response_busy
) || cmd
->error
)
932 omap_hsmmc_request_done(host
, host
->mrq
);
936 * DMA clean up for command errors
938 static void omap_hsmmc_dma_cleanup(struct omap_hsmmc_host
*host
, int errno
)
943 host
->data
->error
= errno
;
945 spin_lock_irqsave(&host
->irq_lock
, flags
);
946 dma_ch
= host
->dma_ch
;
948 spin_unlock_irqrestore(&host
->irq_lock
, flags
);
950 if (host
->use_dma
&& dma_ch
!= -1) {
951 struct dma_chan
*chan
= omap_hsmmc_get_dma_chan(host
, host
->data
);
953 dmaengine_terminate_all(chan
);
954 dma_unmap_sg(chan
->device
->dev
,
955 host
->data
->sg
, host
->data
->sg_len
,
956 omap_hsmmc_get_dma_dir(host
, host
->data
));
958 host
->data
->host_cookie
= 0;
964 * Readable error output
966 #ifdef CONFIG_MMC_DEBUG
967 static void omap_hsmmc_dbg_report_irq(struct omap_hsmmc_host
*host
, u32 status
)
969 /* --- means reserved bit without definition at documentation */
970 static const char *omap_hsmmc_status_bits
[] = {
971 "CC" , "TC" , "BGE", "---", "BWR" , "BRR" , "---" , "---" ,
972 "CIRQ", "OBI" , "---", "---", "---" , "---" , "---" , "ERRI",
973 "CTO" , "CCRC", "CEB", "CIE", "DTO" , "DCRC", "DEB" , "---" ,
974 "ACE" , "---" , "---", "---", "CERR", "BADA", "---" , "---"
980 len
= sprintf(buf
, "MMC IRQ 0x%x :", status
);
983 for (i
= 0; i
< ARRAY_SIZE(omap_hsmmc_status_bits
); i
++)
984 if (status
& (1 << i
)) {
985 len
= sprintf(buf
, " %s", omap_hsmmc_status_bits
[i
]);
989 dev_vdbg(mmc_dev(host
->mmc
), "%s\n", res
);
992 static inline void omap_hsmmc_dbg_report_irq(struct omap_hsmmc_host
*host
,
996 #endif /* CONFIG_MMC_DEBUG */
999 * MMC controller internal state machines reset
1001 * Used to reset command or data internal state machines, using respectively
1002 * SRC or SRD bit of SYSCTL register
1003 * Can be called from interrupt context
1005 static inline void omap_hsmmc_reset_controller_fsm(struct omap_hsmmc_host
*host
,
1008 unsigned long i
= 0;
1009 unsigned long limit
= MMC_TIMEOUT_US
;
1011 OMAP_HSMMC_WRITE(host
->base
, SYSCTL
,
1012 OMAP_HSMMC_READ(host
->base
, SYSCTL
) | bit
);
1015 * OMAP4 ES2 and greater has an updated reset logic.
1016 * Monitor a 0->1 transition first
1018 if (mmc_pdata(host
)->features
& HSMMC_HAS_UPDATED_RESET
) {
1019 while ((!(OMAP_HSMMC_READ(host
->base
, SYSCTL
) & bit
))
1025 while ((OMAP_HSMMC_READ(host
->base
, SYSCTL
) & bit
) &&
1029 if (OMAP_HSMMC_READ(host
->base
, SYSCTL
) & bit
)
1030 dev_err(mmc_dev(host
->mmc
),
1031 "Timeout waiting on controller reset in %s\n",
1035 static void hsmmc_command_incomplete(struct omap_hsmmc_host
*host
,
1036 int err
, int end_cmd
)
1039 omap_hsmmc_reset_controller_fsm(host
, SRC
);
1041 host
->cmd
->error
= err
;
1045 omap_hsmmc_reset_controller_fsm(host
, SRD
);
1046 omap_hsmmc_dma_cleanup(host
, err
);
1047 } else if (host
->mrq
&& host
->mrq
->cmd
)
1048 host
->mrq
->cmd
->error
= err
;
1051 static void omap_hsmmc_do_irq(struct omap_hsmmc_host
*host
, int status
)
1053 struct mmc_data
*data
;
1054 int end_cmd
= 0, end_trans
= 0;
1058 dev_vdbg(mmc_dev(host
->mmc
), "IRQ Status is %x\n", status
);
1060 if (status
& ERR_EN
) {
1061 omap_hsmmc_dbg_report_irq(host
, status
);
1063 if (status
& (CTO_EN
| CCRC_EN
))
1065 if (host
->data
|| host
->response_busy
) {
1066 end_trans
= !end_cmd
;
1067 host
->response_busy
= 0;
1069 if (status
& (CTO_EN
| DTO_EN
))
1070 hsmmc_command_incomplete(host
, -ETIMEDOUT
, end_cmd
);
1071 else if (status
& (CCRC_EN
| DCRC_EN
| DEB_EN
| CEB_EN
|
1073 hsmmc_command_incomplete(host
, -EILSEQ
, end_cmd
);
1075 if (status
& ACE_EN
) {
1077 ac12
= OMAP_HSMMC_READ(host
->base
, AC12
);
1078 if (!(ac12
& ACNE
) && host
->mrq
->sbc
) {
1082 else if (ac12
& (ACCE
| ACEB
| ACIE
))
1084 host
->mrq
->sbc
->error
= error
;
1085 hsmmc_command_incomplete(host
, error
, end_cmd
);
1087 dev_dbg(mmc_dev(host
->mmc
), "AC12 err: 0x%x\n", ac12
);
1091 OMAP_HSMMC_WRITE(host
->base
, STAT
, status
);
1092 if (end_cmd
|| ((status
& CC_EN
) && host
->cmd
))
1093 omap_hsmmc_cmd_done(host
, host
->cmd
);
1094 if ((end_trans
|| (status
& TC_EN
)) && host
->mrq
)
1095 omap_hsmmc_xfer_done(host
, data
);
1099 * MMC controller IRQ handler
1101 static irqreturn_t
omap_hsmmc_irq(int irq
, void *dev_id
)
1103 struct omap_hsmmc_host
*host
= dev_id
;
1106 status
= OMAP_HSMMC_READ(host
->base
, STAT
);
1107 while (status
& (INT_EN_MASK
| CIRQ_EN
)) {
1108 if (host
->req_in_progress
)
1109 omap_hsmmc_do_irq(host
, status
);
1111 if (status
& CIRQ_EN
)
1112 mmc_signal_sdio_irq(host
->mmc
);
1114 /* Flush posted write */
1115 status
= OMAP_HSMMC_READ(host
->base
, STAT
);
1121 static void set_sd_bus_power(struct omap_hsmmc_host
*host
)
1125 OMAP_HSMMC_WRITE(host
->base
, HCTL
,
1126 OMAP_HSMMC_READ(host
->base
, HCTL
) | SDBP
);
1127 for (i
= 0; i
< loops_per_jiffy
; i
++) {
1128 if (OMAP_HSMMC_READ(host
->base
, HCTL
) & SDBP
)
1135 * Switch MMC interface voltage ... only relevant for MMC1.
1137 * MMC2 and MMC3 use fixed 1.8V levels, and maybe a transceiver.
1138 * The MMC2 transceiver controls are used instead of DAT4..DAT7.
1139 * Some chips, like eMMC ones, use internal transceivers.
1141 static int omap_hsmmc_switch_opcond(struct omap_hsmmc_host
*host
, int vdd
)
1146 /* Disable the clocks */
1147 pm_runtime_put_sync(host
->dev
);
1149 clk_disable_unprepare(host
->dbclk
);
1151 /* Turn the power off */
1152 ret
= mmc_pdata(host
)->set_power(host
->dev
, 0, 0);
1154 /* Turn the power ON with given VDD 1.8 or 3.0v */
1156 ret
= mmc_pdata(host
)->set_power(host
->dev
, 1, vdd
);
1157 pm_runtime_get_sync(host
->dev
);
1159 clk_prepare_enable(host
->dbclk
);
1164 OMAP_HSMMC_WRITE(host
->base
, HCTL
,
1165 OMAP_HSMMC_READ(host
->base
, HCTL
) & SDVSCLR
);
1166 reg_val
= OMAP_HSMMC_READ(host
->base
, HCTL
);
1169 * If a MMC dual voltage card is detected, the set_ios fn calls
1170 * this fn with VDD bit set for 1.8V. Upon card removal from the
1171 * slot, omap_hsmmc_set_ios sets the VDD back to 3V on MMC_POWER_OFF.
1173 * Cope with a bit of slop in the range ... per data sheets:
1174 * - "1.8V" for vdds_mmc1/vdds_mmc1a can be up to 2.45V max,
1175 * but recommended values are 1.71V to 1.89V
1176 * - "3.0V" for vdds_mmc1/vdds_mmc1a can be up to 3.5V max,
1177 * but recommended values are 2.7V to 3.3V
1179 * Board setup code shouldn't permit anything very out-of-range.
1180 * TWL4030-family VMMC1 and VSIM regulators are fine (avoiding the
1181 * middle range) but VSIM can't power DAT4..DAT7 at more than 3V.
1183 if ((1 << vdd
) <= MMC_VDD_23_24
)
1188 OMAP_HSMMC_WRITE(host
->base
, HCTL
, reg_val
);
1189 set_sd_bus_power(host
);
1193 dev_err(mmc_dev(host
->mmc
), "Unable to switch operating voltage\n");
1197 /* Protect the card while the cover is open */
1198 static void omap_hsmmc_protect_card(struct omap_hsmmc_host
*host
)
1200 if (!host
->get_cover_state
)
1203 host
->reqs_blocked
= 0;
1204 if (host
->get_cover_state(host
->dev
)) {
1205 if (host
->protect_card
) {
1206 dev_info(host
->dev
, "%s: cover is closed, "
1207 "card is now accessible\n",
1208 mmc_hostname(host
->mmc
));
1209 host
->protect_card
= 0;
1212 if (!host
->protect_card
) {
1213 dev_info(host
->dev
, "%s: cover is open, "
1214 "card is now inaccessible\n",
1215 mmc_hostname(host
->mmc
));
1216 host
->protect_card
= 1;
1222 * irq handler when (cell-phone) cover is mounted/removed
1224 static irqreturn_t
omap_hsmmc_cover_irq(int irq
, void *dev_id
)
1226 struct omap_hsmmc_host
*host
= dev_id
;
1228 sysfs_notify(&host
->mmc
->class_dev
.kobj
, NULL
, "cover_switch");
1230 omap_hsmmc_protect_card(host
);
1231 mmc_detect_change(host
->mmc
, (HZ
* 200) / 1000);
1235 static void omap_hsmmc_dma_callback(void *param
)
1237 struct omap_hsmmc_host
*host
= param
;
1238 struct dma_chan
*chan
;
1239 struct mmc_data
*data
;
1240 int req_in_progress
;
1242 spin_lock_irq(&host
->irq_lock
);
1243 if (host
->dma_ch
< 0) {
1244 spin_unlock_irq(&host
->irq_lock
);
1248 data
= host
->mrq
->data
;
1249 chan
= omap_hsmmc_get_dma_chan(host
, data
);
1250 if (!data
->host_cookie
)
1251 dma_unmap_sg(chan
->device
->dev
,
1252 data
->sg
, data
->sg_len
,
1253 omap_hsmmc_get_dma_dir(host
, data
));
1255 req_in_progress
= host
->req_in_progress
;
1257 spin_unlock_irq(&host
->irq_lock
);
1259 /* If DMA has finished after TC, complete the request */
1260 if (!req_in_progress
) {
1261 struct mmc_request
*mrq
= host
->mrq
;
1264 mmc_request_done(host
->mmc
, mrq
);
1265 pm_runtime_mark_last_busy(host
->dev
);
1266 pm_runtime_put_autosuspend(host
->dev
);
1270 static int omap_hsmmc_pre_dma_transfer(struct omap_hsmmc_host
*host
,
1271 struct mmc_data
*data
,
1272 struct omap_hsmmc_next
*next
,
1273 struct dma_chan
*chan
)
1277 if (!next
&& data
->host_cookie
&&
1278 data
->host_cookie
!= host
->next_data
.cookie
) {
1279 dev_warn(host
->dev
, "[%s] invalid cookie: data->host_cookie %d"
1280 " host->next_data.cookie %d\n",
1281 __func__
, data
->host_cookie
, host
->next_data
.cookie
);
1282 data
->host_cookie
= 0;
1285 /* Check if next job is already prepared */
1286 if (next
|| data
->host_cookie
!= host
->next_data
.cookie
) {
1287 dma_len
= dma_map_sg(chan
->device
->dev
, data
->sg
, data
->sg_len
,
1288 omap_hsmmc_get_dma_dir(host
, data
));
1291 dma_len
= host
->next_data
.dma_len
;
1292 host
->next_data
.dma_len
= 0;
1300 next
->dma_len
= dma_len
;
1301 data
->host_cookie
= ++next
->cookie
< 0 ? 1 : next
->cookie
;
1303 host
->dma_len
= dma_len
;
1309 * Routine to configure and start DMA for the MMC card
1311 static int omap_hsmmc_setup_dma_transfer(struct omap_hsmmc_host
*host
,
1312 struct mmc_request
*req
)
1314 struct dma_slave_config cfg
;
1315 struct dma_async_tx_descriptor
*tx
;
1317 struct mmc_data
*data
= req
->data
;
1318 struct dma_chan
*chan
;
1320 /* Sanity check: all the SG entries must be aligned by block size. */
1321 for (i
= 0; i
< data
->sg_len
; i
++) {
1322 struct scatterlist
*sgl
;
1325 if (sgl
->length
% data
->blksz
)
1328 if ((data
->blksz
% 4) != 0)
1329 /* REVISIT: The MMC buffer increments only when MSB is written.
1330 * Return error for blksz which is non multiple of four.
1334 BUG_ON(host
->dma_ch
!= -1);
1336 chan
= omap_hsmmc_get_dma_chan(host
, data
);
1338 cfg
.src_addr
= host
->mapbase
+ OMAP_HSMMC_DATA
;
1339 cfg
.dst_addr
= host
->mapbase
+ OMAP_HSMMC_DATA
;
1340 cfg
.src_addr_width
= DMA_SLAVE_BUSWIDTH_4_BYTES
;
1341 cfg
.dst_addr_width
= DMA_SLAVE_BUSWIDTH_4_BYTES
;
1342 cfg
.src_maxburst
= data
->blksz
/ 4;
1343 cfg
.dst_maxburst
= data
->blksz
/ 4;
1345 ret
= dmaengine_slave_config(chan
, &cfg
);
1349 ret
= omap_hsmmc_pre_dma_transfer(host
, data
, NULL
, chan
);
1353 tx
= dmaengine_prep_slave_sg(chan
, data
->sg
, data
->sg_len
,
1354 data
->flags
& MMC_DATA_WRITE
? DMA_MEM_TO_DEV
: DMA_DEV_TO_MEM
,
1355 DMA_PREP_INTERRUPT
| DMA_CTRL_ACK
);
1357 dev_err(mmc_dev(host
->mmc
), "prep_slave_sg() failed\n");
1358 /* FIXME: cleanup */
1362 tx
->callback
= omap_hsmmc_dma_callback
;
1363 tx
->callback_param
= host
;
1366 dmaengine_submit(tx
);
1373 static void set_data_timeout(struct omap_hsmmc_host
*host
,
1374 unsigned int timeout_ns
,
1375 unsigned int timeout_clks
)
1377 unsigned int timeout
, cycle_ns
;
1378 uint32_t reg
, clkd
, dto
= 0;
1380 reg
= OMAP_HSMMC_READ(host
->base
, SYSCTL
);
1381 clkd
= (reg
& CLKD_MASK
) >> CLKD_SHIFT
;
1385 cycle_ns
= 1000000000 / (host
->clk_rate
/ clkd
);
1386 timeout
= timeout_ns
/ cycle_ns
;
1387 timeout
+= timeout_clks
;
1389 while ((timeout
& 0x80000000) == 0) {
1406 reg
|= dto
<< DTO_SHIFT
;
1407 OMAP_HSMMC_WRITE(host
->base
, SYSCTL
, reg
);
1410 static void omap_hsmmc_start_dma_transfer(struct omap_hsmmc_host
*host
)
1412 struct mmc_request
*req
= host
->mrq
;
1413 struct dma_chan
*chan
;
1417 OMAP_HSMMC_WRITE(host
->base
, BLK
, (req
->data
->blksz
)
1418 | (req
->data
->blocks
<< 16));
1419 set_data_timeout(host
, req
->data
->timeout_ns
,
1420 req
->data
->timeout_clks
);
1421 chan
= omap_hsmmc_get_dma_chan(host
, req
->data
);
1422 dma_async_issue_pending(chan
);
1426 * Configure block length for MMC/SD cards and initiate the transfer.
1429 omap_hsmmc_prepare_data(struct omap_hsmmc_host
*host
, struct mmc_request
*req
)
1432 host
->data
= req
->data
;
1434 if (req
->data
== NULL
) {
1435 OMAP_HSMMC_WRITE(host
->base
, BLK
, 0);
1437 * Set an arbitrary 100ms data timeout for commands with
1440 if (req
->cmd
->flags
& MMC_RSP_BUSY
)
1441 set_data_timeout(host
, 100000000U, 0);
1445 if (host
->use_dma
) {
1446 ret
= omap_hsmmc_setup_dma_transfer(host
, req
);
1448 dev_err(mmc_dev(host
->mmc
), "MMC start dma failure\n");
1455 static void omap_hsmmc_post_req(struct mmc_host
*mmc
, struct mmc_request
*mrq
,
1458 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
1459 struct mmc_data
*data
= mrq
->data
;
1461 if (host
->use_dma
&& data
->host_cookie
) {
1462 struct dma_chan
*c
= omap_hsmmc_get_dma_chan(host
, data
);
1464 dma_unmap_sg(c
->device
->dev
, data
->sg
, data
->sg_len
,
1465 omap_hsmmc_get_dma_dir(host
, data
));
1466 data
->host_cookie
= 0;
1470 static void omap_hsmmc_pre_req(struct mmc_host
*mmc
, struct mmc_request
*mrq
,
1473 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
1475 if (mrq
->data
->host_cookie
) {
1476 mrq
->data
->host_cookie
= 0;
1480 if (host
->use_dma
) {
1481 struct dma_chan
*c
= omap_hsmmc_get_dma_chan(host
, mrq
->data
);
1483 if (omap_hsmmc_pre_dma_transfer(host
, mrq
->data
,
1484 &host
->next_data
, c
))
1485 mrq
->data
->host_cookie
= 0;
1490 * Request function. for read/write operation
1492 static void omap_hsmmc_request(struct mmc_host
*mmc
, struct mmc_request
*req
)
1494 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
1497 BUG_ON(host
->req_in_progress
);
1498 BUG_ON(host
->dma_ch
!= -1);
1499 pm_runtime_get_sync(host
->dev
);
1500 if (host
->protect_card
) {
1501 if (host
->reqs_blocked
< 3) {
1503 * Ensure the controller is left in a consistent
1504 * state by resetting the command and data state
1507 omap_hsmmc_reset_controller_fsm(host
, SRD
);
1508 omap_hsmmc_reset_controller_fsm(host
, SRC
);
1509 host
->reqs_blocked
+= 1;
1511 req
->cmd
->error
= -EBADF
;
1513 req
->data
->error
= -EBADF
;
1514 req
->cmd
->retries
= 0;
1515 mmc_request_done(mmc
, req
);
1516 pm_runtime_mark_last_busy(host
->dev
);
1517 pm_runtime_put_autosuspend(host
->dev
);
1519 } else if (host
->reqs_blocked
)
1520 host
->reqs_blocked
= 0;
1521 WARN_ON(host
->mrq
!= NULL
);
1523 host
->clk_rate
= clk_get_rate(host
->fclk
);
1524 err
= omap_hsmmc_prepare_data(host
, req
);
1526 req
->cmd
->error
= err
;
1528 req
->data
->error
= err
;
1530 mmc_request_done(mmc
, req
);
1531 pm_runtime_mark_last_busy(host
->dev
);
1532 pm_runtime_put_autosuspend(host
->dev
);
1535 if (req
->sbc
&& !(host
->flags
& AUTO_CMD23
)) {
1536 omap_hsmmc_start_command(host
, req
->sbc
, NULL
);
1540 omap_hsmmc_start_dma_transfer(host
);
1541 omap_hsmmc_start_command(host
, req
->cmd
, req
->data
);
1544 /* Routine to configure clock values. Exposed API to core */
1545 static void omap_hsmmc_set_ios(struct mmc_host
*mmc
, struct mmc_ios
*ios
)
1547 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
1548 int do_send_init_stream
= 0;
1550 pm_runtime_get_sync(host
->dev
);
1552 if (ios
->power_mode
!= host
->power_mode
) {
1553 switch (ios
->power_mode
) {
1555 mmc_pdata(host
)->set_power(host
->dev
, 0, 0);
1558 mmc_pdata(host
)->set_power(host
->dev
, 1, ios
->vdd
);
1561 do_send_init_stream
= 1;
1564 host
->power_mode
= ios
->power_mode
;
1567 /* FIXME: set registers based only on changes to ios */
1569 omap_hsmmc_set_bus_width(host
);
1571 if (host
->pdata
->controller_flags
& OMAP_HSMMC_SUPPORTS_DUAL_VOLT
) {
1572 /* Only MMC1 can interface at 3V without some flavor
1573 * of external transceiver; but they all handle 1.8V.
1575 if ((OMAP_HSMMC_READ(host
->base
, HCTL
) & SDVSDET
) &&
1576 (ios
->vdd
== DUAL_VOLT_OCR_BIT
)) {
1578 * The mmc_select_voltage fn of the core does
1579 * not seem to set the power_mode to
1580 * MMC_POWER_UP upon recalculating the voltage.
1583 if (omap_hsmmc_switch_opcond(host
, ios
->vdd
) != 0)
1584 dev_dbg(mmc_dev(host
->mmc
),
1585 "Switch operation failed\n");
1589 omap_hsmmc_set_clock(host
);
1591 if (do_send_init_stream
)
1592 send_init_stream(host
);
1594 omap_hsmmc_set_bus_mode(host
);
1596 pm_runtime_put_autosuspend(host
->dev
);
1599 static int omap_hsmmc_get_cd(struct mmc_host
*mmc
)
1601 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
1603 if (!host
->card_detect
)
1605 return host
->card_detect(host
->dev
);
1608 static void omap_hsmmc_init_card(struct mmc_host
*mmc
, struct mmc_card
*card
)
1610 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
1612 if (mmc_pdata(host
)->init_card
)
1613 mmc_pdata(host
)->init_card(card
);
1616 static void omap_hsmmc_enable_sdio_irq(struct mmc_host
*mmc
, int enable
)
1618 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
1620 unsigned long flags
;
1622 spin_lock_irqsave(&host
->irq_lock
, flags
);
1624 con
= OMAP_HSMMC_READ(host
->base
, CON
);
1625 irq_mask
= OMAP_HSMMC_READ(host
->base
, ISE
);
1627 host
->flags
|= HSMMC_SDIO_IRQ_ENABLED
;
1628 irq_mask
|= CIRQ_EN
;
1629 con
|= CTPL
| CLKEXTFREE
;
1631 host
->flags
&= ~HSMMC_SDIO_IRQ_ENABLED
;
1632 irq_mask
&= ~CIRQ_EN
;
1633 con
&= ~(CTPL
| CLKEXTFREE
);
1635 OMAP_HSMMC_WRITE(host
->base
, CON
, con
);
1636 OMAP_HSMMC_WRITE(host
->base
, IE
, irq_mask
);
1639 * if enable, piggy back detection on current request
1640 * but always disable immediately
1642 if (!host
->req_in_progress
|| !enable
)
1643 OMAP_HSMMC_WRITE(host
->base
, ISE
, irq_mask
);
1645 /* flush posted write */
1646 OMAP_HSMMC_READ(host
->base
, IE
);
1648 spin_unlock_irqrestore(&host
->irq_lock
, flags
);
1651 static int omap_hsmmc_configure_wake_irq(struct omap_hsmmc_host
*host
)
1656 * For omaps with wake-up path, wakeirq will be irq from pinctrl and
1657 * for other omaps, wakeirq will be from GPIO (dat line remuxed to
1658 * gpio). wakeirq is needed to detect sdio irq in runtime suspend state
1659 * with functional clock disabled.
1661 if (!host
->dev
->of_node
|| !host
->wake_irq
)
1664 ret
= dev_pm_set_dedicated_wake_irq(host
->dev
, host
->wake_irq
);
1666 dev_err(mmc_dev(host
->mmc
), "Unable to request wake IRQ\n");
1671 * Some omaps don't have wake-up path from deeper idle states
1672 * and need to remux SDIO DAT1 to GPIO for wake-up from idle.
1674 if (host
->pdata
->controller_flags
& OMAP_HSMMC_SWAKEUP_MISSING
) {
1675 struct pinctrl
*p
= devm_pinctrl_get(host
->dev
);
1680 if (IS_ERR(pinctrl_lookup_state(p
, PINCTRL_STATE_DEFAULT
))) {
1681 dev_info(host
->dev
, "missing default pinctrl state\n");
1682 devm_pinctrl_put(p
);
1687 if (IS_ERR(pinctrl_lookup_state(p
, PINCTRL_STATE_IDLE
))) {
1688 dev_info(host
->dev
, "missing idle pinctrl state\n");
1689 devm_pinctrl_put(p
);
1693 devm_pinctrl_put(p
);
1696 OMAP_HSMMC_WRITE(host
->base
, HCTL
,
1697 OMAP_HSMMC_READ(host
->base
, HCTL
) | IWE
);
1701 dev_pm_clear_wake_irq(host
->dev
);
1703 dev_warn(host
->dev
, "no SDIO IRQ support, falling back to polling\n");
1708 static void omap_hsmmc_conf_bus_power(struct omap_hsmmc_host
*host
)
1710 u32 hctl
, capa
, value
;
1712 /* Only MMC1 supports 3.0V */
1713 if (host
->pdata
->controller_flags
& OMAP_HSMMC_SUPPORTS_DUAL_VOLT
) {
1721 value
= OMAP_HSMMC_READ(host
->base
, HCTL
) & ~SDVS_MASK
;
1722 OMAP_HSMMC_WRITE(host
->base
, HCTL
, value
| hctl
);
1724 value
= OMAP_HSMMC_READ(host
->base
, CAPA
);
1725 OMAP_HSMMC_WRITE(host
->base
, CAPA
, value
| capa
);
1727 /* Set SD bus power bit */
1728 set_sd_bus_power(host
);
1731 static int omap_hsmmc_multi_io_quirk(struct mmc_card
*card
,
1732 unsigned int direction
, int blk_size
)
1734 /* This controller can't do multiblock reads due to hw bugs */
1735 if (direction
== MMC_DATA_READ
)
1741 static struct mmc_host_ops omap_hsmmc_ops
= {
1742 .post_req
= omap_hsmmc_post_req
,
1743 .pre_req
= omap_hsmmc_pre_req
,
1744 .request
= omap_hsmmc_request
,
1745 .set_ios
= omap_hsmmc_set_ios
,
1746 .get_cd
= omap_hsmmc_get_cd
,
1747 .get_ro
= mmc_gpio_get_ro
,
1748 .init_card
= omap_hsmmc_init_card
,
1749 .enable_sdio_irq
= omap_hsmmc_enable_sdio_irq
,
1752 #ifdef CONFIG_DEBUG_FS
1754 static int omap_hsmmc_regs_show(struct seq_file
*s
, void *data
)
1756 struct mmc_host
*mmc
= s
->private;
1757 struct omap_hsmmc_host
*host
= mmc_priv(mmc
);
1759 seq_printf(s
, "mmc%d:\n", mmc
->index
);
1760 seq_printf(s
, "sdio irq mode\t%s\n",
1761 (mmc
->caps
& MMC_CAP_SDIO_IRQ
) ? "interrupt" : "polling");
1763 if (mmc
->caps
& MMC_CAP_SDIO_IRQ
) {
1764 seq_printf(s
, "sdio irq \t%s\n",
1765 (host
->flags
& HSMMC_SDIO_IRQ_ENABLED
) ? "enabled"
1768 seq_printf(s
, "ctx_loss:\t%d\n", host
->context_loss
);
1770 pm_runtime_get_sync(host
->dev
);
1771 seq_puts(s
, "\nregs:\n");
1772 seq_printf(s
, "CON:\t\t0x%08x\n",
1773 OMAP_HSMMC_READ(host
->base
, CON
));
1774 seq_printf(s
, "PSTATE:\t\t0x%08x\n",
1775 OMAP_HSMMC_READ(host
->base
, PSTATE
));
1776 seq_printf(s
, "HCTL:\t\t0x%08x\n",
1777 OMAP_HSMMC_READ(host
->base
, HCTL
));
1778 seq_printf(s
, "SYSCTL:\t\t0x%08x\n",
1779 OMAP_HSMMC_READ(host
->base
, SYSCTL
));
1780 seq_printf(s
, "IE:\t\t0x%08x\n",
1781 OMAP_HSMMC_READ(host
->base
, IE
));
1782 seq_printf(s
, "ISE:\t\t0x%08x\n",
1783 OMAP_HSMMC_READ(host
->base
, ISE
));
1784 seq_printf(s
, "CAPA:\t\t0x%08x\n",
1785 OMAP_HSMMC_READ(host
->base
, CAPA
));
1787 pm_runtime_mark_last_busy(host
->dev
);
1788 pm_runtime_put_autosuspend(host
->dev
);
1793 static int omap_hsmmc_regs_open(struct inode
*inode
, struct file
*file
)
1795 return single_open(file
, omap_hsmmc_regs_show
, inode
->i_private
);
1798 static const struct file_operations mmc_regs_fops
= {
1799 .open
= omap_hsmmc_regs_open
,
1801 .llseek
= seq_lseek
,
1802 .release
= single_release
,
1805 static void omap_hsmmc_debugfs(struct mmc_host
*mmc
)
1807 if (mmc
->debugfs_root
)
1808 debugfs_create_file("regs", S_IRUSR
, mmc
->debugfs_root
,
1809 mmc
, &mmc_regs_fops
);
1814 static void omap_hsmmc_debugfs(struct mmc_host
*mmc
)
1821 static const struct omap_mmc_of_data omap3_pre_es3_mmc_of_data
= {
1822 /* See 35xx errata 2.1.1.128 in SPRZ278F */
1823 .controller_flags
= OMAP_HSMMC_BROKEN_MULTIBLOCK_READ
,
1826 static const struct omap_mmc_of_data omap4_mmc_of_data
= {
1827 .reg_offset
= 0x100,
1829 static const struct omap_mmc_of_data am33xx_mmc_of_data
= {
1830 .reg_offset
= 0x100,
1831 .controller_flags
= OMAP_HSMMC_SWAKEUP_MISSING
,
1834 static const struct of_device_id omap_mmc_of_match
[] = {
1836 .compatible
= "ti,omap2-hsmmc",
1839 .compatible
= "ti,omap3-pre-es3-hsmmc",
1840 .data
= &omap3_pre_es3_mmc_of_data
,
1843 .compatible
= "ti,omap3-hsmmc",
1846 .compatible
= "ti,omap4-hsmmc",
1847 .data
= &omap4_mmc_of_data
,
1850 .compatible
= "ti,am33xx-hsmmc",
1851 .data
= &am33xx_mmc_of_data
,
1855 MODULE_DEVICE_TABLE(of
, omap_mmc_of_match
);
1857 static struct omap_hsmmc_platform_data
*of_get_hsmmc_pdata(struct device
*dev
)
1859 struct omap_hsmmc_platform_data
*pdata
;
1860 struct device_node
*np
= dev
->of_node
;
1862 pdata
= devm_kzalloc(dev
, sizeof(*pdata
), GFP_KERNEL
);
1864 return ERR_PTR(-ENOMEM
); /* out of memory */
1866 if (of_find_property(np
, "ti,dual-volt", NULL
))
1867 pdata
->controller_flags
|= OMAP_HSMMC_SUPPORTS_DUAL_VOLT
;
1869 pdata
->gpio_cd
= -EINVAL
;
1870 pdata
->gpio_cod
= -EINVAL
;
1871 pdata
->gpio_wp
= -EINVAL
;
1873 if (of_find_property(np
, "ti,non-removable", NULL
)) {
1874 pdata
->nonremovable
= true;
1875 pdata
->no_regulator_off_init
= true;
1878 if (of_find_property(np
, "ti,needs-special-reset", NULL
))
1879 pdata
->features
|= HSMMC_HAS_UPDATED_RESET
;
1881 if (of_find_property(np
, "ti,needs-special-hs-handling", NULL
))
1882 pdata
->features
|= HSMMC_HAS_HSPE_SUPPORT
;
1887 static inline struct omap_hsmmc_platform_data
1888 *of_get_hsmmc_pdata(struct device
*dev
)
1890 return ERR_PTR(-EINVAL
);
1894 static int omap_hsmmc_probe(struct platform_device
*pdev
)
1896 struct omap_hsmmc_platform_data
*pdata
= pdev
->dev
.platform_data
;
1897 struct mmc_host
*mmc
;
1898 struct omap_hsmmc_host
*host
= NULL
;
1899 struct resource
*res
;
1901 const struct of_device_id
*match
;
1902 dma_cap_mask_t mask
;
1903 unsigned tx_req
, rx_req
;
1904 const struct omap_mmc_of_data
*data
;
1907 match
= of_match_device(of_match_ptr(omap_mmc_of_match
), &pdev
->dev
);
1909 pdata
= of_get_hsmmc_pdata(&pdev
->dev
);
1912 return PTR_ERR(pdata
);
1916 pdata
->reg_offset
= data
->reg_offset
;
1917 pdata
->controller_flags
|= data
->controller_flags
;
1921 if (pdata
== NULL
) {
1922 dev_err(&pdev
->dev
, "Platform Data is missing\n");
1926 res
= platform_get_resource(pdev
, IORESOURCE_MEM
, 0);
1927 irq
= platform_get_irq(pdev
, 0);
1928 if (res
== NULL
|| irq
< 0)
1931 base
= devm_ioremap_resource(&pdev
->dev
, res
);
1933 return PTR_ERR(base
);
1935 mmc
= mmc_alloc_host(sizeof(struct omap_hsmmc_host
), &pdev
->dev
);
1941 ret
= mmc_of_parse(mmc
);
1945 host
= mmc_priv(mmc
);
1947 host
->pdata
= pdata
;
1948 host
->dev
= &pdev
->dev
;
1952 host
->mapbase
= res
->start
+ pdata
->reg_offset
;
1953 host
->base
= base
+ pdata
->reg_offset
;
1954 host
->power_mode
= MMC_POWER_OFF
;
1955 host
->next_data
.cookie
= 1;
1956 host
->pbias_enabled
= 0;
1958 ret
= omap_hsmmc_gpio_init(mmc
, host
, pdata
);
1962 platform_set_drvdata(pdev
, host
);
1964 if (pdev
->dev
.of_node
)
1965 host
->wake_irq
= irq_of_parse_and_map(pdev
->dev
.of_node
, 1);
1967 mmc
->ops
= &omap_hsmmc_ops
;
1969 mmc
->f_min
= OMAP_MMC_MIN_CLOCK
;
1971 if (pdata
->max_freq
> 0)
1972 mmc
->f_max
= pdata
->max_freq
;
1973 else if (mmc
->f_max
== 0)
1974 mmc
->f_max
= OMAP_MMC_MAX_CLOCK
;
1976 spin_lock_init(&host
->irq_lock
);
1978 host
->fclk
= devm_clk_get(&pdev
->dev
, "fck");
1979 if (IS_ERR(host
->fclk
)) {
1980 ret
= PTR_ERR(host
->fclk
);
1985 if (host
->pdata
->controller_flags
& OMAP_HSMMC_BROKEN_MULTIBLOCK_READ
) {
1986 dev_info(&pdev
->dev
, "multiblock reads disabled due to 35xx erratum 2.1.1.128; MMC read performance may suffer\n");
1987 omap_hsmmc_ops
.multi_io_quirk
= omap_hsmmc_multi_io_quirk
;
1990 device_init_wakeup(&pdev
->dev
, true);
1991 pm_runtime_enable(host
->dev
);
1992 pm_runtime_get_sync(host
->dev
);
1993 pm_runtime_set_autosuspend_delay(host
->dev
, MMC_AUTOSUSPEND_DELAY
);
1994 pm_runtime_use_autosuspend(host
->dev
);
1996 omap_hsmmc_context_save(host
);
1998 host
->dbclk
= devm_clk_get(&pdev
->dev
, "mmchsdb_fck");
2000 * MMC can still work without debounce clock.
2002 if (IS_ERR(host
->dbclk
)) {
2004 } else if (clk_prepare_enable(host
->dbclk
) != 0) {
2005 dev_warn(mmc_dev(host
->mmc
), "Failed to enable debounce clk\n");
2009 /* Since we do only SG emulation, we can have as many segs
2011 mmc
->max_segs
= 1024;
2013 mmc
->max_blk_size
= 512; /* Block Length at max can be 1024 */
2014 mmc
->max_blk_count
= 0xFFFF; /* No. of Blocks is 16 bits */
2015 mmc
->max_req_size
= mmc
->max_blk_size
* mmc
->max_blk_count
;
2016 mmc
->max_seg_size
= mmc
->max_req_size
;
2018 mmc
->caps
|= MMC_CAP_MMC_HIGHSPEED
| MMC_CAP_SD_HIGHSPEED
|
2019 MMC_CAP_WAIT_WHILE_BUSY
| MMC_CAP_ERASE
;
2021 mmc
->caps
|= mmc_pdata(host
)->caps
;
2022 if (mmc
->caps
& MMC_CAP_8_BIT_DATA
)
2023 mmc
->caps
|= MMC_CAP_4_BIT_DATA
;
2025 if (mmc_pdata(host
)->nonremovable
)
2026 mmc
->caps
|= MMC_CAP_NONREMOVABLE
;
2028 mmc
->pm_caps
|= mmc_pdata(host
)->pm_caps
;
2030 omap_hsmmc_conf_bus_power(host
);
2032 if (!pdev
->dev
.of_node
) {
2033 res
= platform_get_resource_byname(pdev
, IORESOURCE_DMA
, "tx");
2035 dev_err(mmc_dev(host
->mmc
), "cannot get DMA TX channel\n");
2039 tx_req
= res
->start
;
2041 res
= platform_get_resource_byname(pdev
, IORESOURCE_DMA
, "rx");
2043 dev_err(mmc_dev(host
->mmc
), "cannot get DMA RX channel\n");
2047 rx_req
= res
->start
;
2051 dma_cap_set(DMA_SLAVE
, mask
);
2054 dma_request_slave_channel_compat(mask
, omap_dma_filter_fn
,
2055 &rx_req
, &pdev
->dev
, "rx");
2057 if (!host
->rx_chan
) {
2058 dev_err(mmc_dev(host
->mmc
), "unable to obtain RX DMA engine channel %u\n", rx_req
);
2064 dma_request_slave_channel_compat(mask
, omap_dma_filter_fn
,
2065 &tx_req
, &pdev
->dev
, "tx");
2067 if (!host
->tx_chan
) {
2068 dev_err(mmc_dev(host
->mmc
), "unable to obtain TX DMA engine channel %u\n", tx_req
);
2073 /* Request IRQ for MMC operations */
2074 ret
= devm_request_irq(&pdev
->dev
, host
->irq
, omap_hsmmc_irq
, 0,
2075 mmc_hostname(mmc
), host
);
2077 dev_err(mmc_dev(host
->mmc
), "Unable to grab HSMMC IRQ\n");
2081 if (omap_hsmmc_have_reg() && !mmc_pdata(host
)->set_power
) {
2082 ret
= omap_hsmmc_reg_get(host
);
2088 mmc
->ocr_avail
= mmc_pdata(host
)->ocr_mask
;
2090 omap_hsmmc_disable_irq(host
);
2093 * For now, only support SDIO interrupt if we have a separate
2094 * wake-up interrupt configured from device tree. This is because
2095 * the wake-up interrupt is needed for idle state and some
2096 * platforms need special quirks. And we don't want to add new
2097 * legacy mux platform init code callbacks any longer as we
2098 * are moving to DT based booting anyways.
2100 ret
= omap_hsmmc_configure_wake_irq(host
);
2102 mmc
->caps
|= MMC_CAP_SDIO_IRQ
;
2104 omap_hsmmc_protect_card(host
);
2108 if (mmc_pdata(host
)->name
!= NULL
) {
2109 ret
= device_create_file(&mmc
->class_dev
, &dev_attr_slot_name
);
2113 if (host
->get_cover_state
) {
2114 ret
= device_create_file(&mmc
->class_dev
,
2115 &dev_attr_cover_switch
);
2120 omap_hsmmc_debugfs(mmc
);
2121 pm_runtime_mark_last_busy(host
->dev
);
2122 pm_runtime_put_autosuspend(host
->dev
);
2127 mmc_remove_host(mmc
);
2129 omap_hsmmc_reg_put(host
);
2131 device_init_wakeup(&pdev
->dev
, false);
2133 dma_release_channel(host
->tx_chan
);
2135 dma_release_channel(host
->rx_chan
);
2136 pm_runtime_put_sync(host
->dev
);
2137 pm_runtime_disable(host
->dev
);
2139 clk_disable_unprepare(host
->dbclk
);
2147 static int omap_hsmmc_remove(struct platform_device
*pdev
)
2149 struct omap_hsmmc_host
*host
= platform_get_drvdata(pdev
);
2151 pm_runtime_get_sync(host
->dev
);
2152 mmc_remove_host(host
->mmc
);
2154 omap_hsmmc_reg_put(host
);
2157 dma_release_channel(host
->tx_chan
);
2159 dma_release_channel(host
->rx_chan
);
2161 pm_runtime_put_sync(host
->dev
);
2162 pm_runtime_disable(host
->dev
);
2163 device_init_wakeup(&pdev
->dev
, false);
2165 clk_disable_unprepare(host
->dbclk
);
2167 mmc_free_host(host
->mmc
);
2172 #ifdef CONFIG_PM_SLEEP
2173 static int omap_hsmmc_suspend(struct device
*dev
)
2175 struct omap_hsmmc_host
*host
= dev_get_drvdata(dev
);
2180 pm_runtime_get_sync(host
->dev
);
2182 if (!(host
->mmc
->pm_flags
& MMC_PM_KEEP_POWER
)) {
2183 OMAP_HSMMC_WRITE(host
->base
, ISE
, 0);
2184 OMAP_HSMMC_WRITE(host
->base
, IE
, 0);
2185 OMAP_HSMMC_WRITE(host
->base
, STAT
, STAT_CLEAR
);
2186 OMAP_HSMMC_WRITE(host
->base
, HCTL
,
2187 OMAP_HSMMC_READ(host
->base
, HCTL
) & ~SDBP
);
2191 clk_disable_unprepare(host
->dbclk
);
2193 pm_runtime_put_sync(host
->dev
);
2197 /* Routine to resume the MMC device */
2198 static int omap_hsmmc_resume(struct device
*dev
)
2200 struct omap_hsmmc_host
*host
= dev_get_drvdata(dev
);
2205 pm_runtime_get_sync(host
->dev
);
2208 clk_prepare_enable(host
->dbclk
);
2210 if (!(host
->mmc
->pm_flags
& MMC_PM_KEEP_POWER
))
2211 omap_hsmmc_conf_bus_power(host
);
2213 omap_hsmmc_protect_card(host
);
2214 pm_runtime_mark_last_busy(host
->dev
);
2215 pm_runtime_put_autosuspend(host
->dev
);
2220 static int omap_hsmmc_runtime_suspend(struct device
*dev
)
2222 struct omap_hsmmc_host
*host
;
2223 unsigned long flags
;
2226 host
= platform_get_drvdata(to_platform_device(dev
));
2227 omap_hsmmc_context_save(host
);
2228 dev_dbg(dev
, "disabled\n");
2230 spin_lock_irqsave(&host
->irq_lock
, flags
);
2231 if ((host
->mmc
->caps
& MMC_CAP_SDIO_IRQ
) &&
2232 (host
->flags
& HSMMC_SDIO_IRQ_ENABLED
)) {
2233 /* disable sdio irq handling to prevent race */
2234 OMAP_HSMMC_WRITE(host
->base
, ISE
, 0);
2235 OMAP_HSMMC_WRITE(host
->base
, IE
, 0);
2237 if (!(OMAP_HSMMC_READ(host
->base
, PSTATE
) & DLEV_DAT(1))) {
2239 * dat1 line low, pending sdio irq
2240 * race condition: possible irq handler running on
2243 dev_dbg(dev
, "pending sdio irq, abort suspend\n");
2244 OMAP_HSMMC_WRITE(host
->base
, STAT
, STAT_CLEAR
);
2245 OMAP_HSMMC_WRITE(host
->base
, ISE
, CIRQ_EN
);
2246 OMAP_HSMMC_WRITE(host
->base
, IE
, CIRQ_EN
);
2247 pm_runtime_mark_last_busy(dev
);
2252 pinctrl_pm_select_idle_state(dev
);
2254 pinctrl_pm_select_idle_state(dev
);
2258 spin_unlock_irqrestore(&host
->irq_lock
, flags
);
2262 static int omap_hsmmc_runtime_resume(struct device
*dev
)
2264 struct omap_hsmmc_host
*host
;
2265 unsigned long flags
;
2267 host
= platform_get_drvdata(to_platform_device(dev
));
2268 omap_hsmmc_context_restore(host
);
2269 dev_dbg(dev
, "enabled\n");
2271 spin_lock_irqsave(&host
->irq_lock
, flags
);
2272 if ((host
->mmc
->caps
& MMC_CAP_SDIO_IRQ
) &&
2273 (host
->flags
& HSMMC_SDIO_IRQ_ENABLED
)) {
2275 pinctrl_pm_select_default_state(host
->dev
);
2277 /* irq lost, if pinmux incorrect */
2278 OMAP_HSMMC_WRITE(host
->base
, STAT
, STAT_CLEAR
);
2279 OMAP_HSMMC_WRITE(host
->base
, ISE
, CIRQ_EN
);
2280 OMAP_HSMMC_WRITE(host
->base
, IE
, CIRQ_EN
);
2282 pinctrl_pm_select_default_state(host
->dev
);
2284 spin_unlock_irqrestore(&host
->irq_lock
, flags
);
2288 static struct dev_pm_ops omap_hsmmc_dev_pm_ops
= {
2289 SET_SYSTEM_SLEEP_PM_OPS(omap_hsmmc_suspend
, omap_hsmmc_resume
)
2290 .runtime_suspend
= omap_hsmmc_runtime_suspend
,
2291 .runtime_resume
= omap_hsmmc_runtime_resume
,
2294 static struct platform_driver omap_hsmmc_driver
= {
2295 .probe
= omap_hsmmc_probe
,
2296 .remove
= omap_hsmmc_remove
,
2298 .name
= DRIVER_NAME
,
2299 .pm
= &omap_hsmmc_dev_pm_ops
,
2300 .of_match_table
= of_match_ptr(omap_mmc_of_match
),
2304 module_platform_driver(omap_hsmmc_driver
);
2305 MODULE_DESCRIPTION("OMAP High Speed Multimedia Card driver");
2306 MODULE_LICENSE("GPL");
2307 MODULE_ALIAS("platform:" DRIVER_NAME
);
2308 MODULE_AUTHOR("Texas Instruments Inc");