projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
PCI: Remove DEFINE_PCI_DEVICE_TABLE macro use
[deliverable/linux.git] / drivers / net / ethernet / realtek / r8169.c
1 /*
2 * r8169.c: RealTek 8169/8168/8101 ethernet driver.
3 *
4 * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw>
5 * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com>
6 * Copyright (c) a lot of people too. Please respect their work.
7 *
8 * See MAINTAINERS file for support contact information.
9 */
10
11 #include <linux/module.h>
12 #include <linux/moduleparam.h>
13 #include <linux/pci.h>
14 #include <linux/netdevice.h>
15 #include <linux/etherdevice.h>
16 #include <linux/delay.h>
17 #include <linux/ethtool.h>
18 #include <linux/mii.h>
19 #include <linux/if_vlan.h>
20 #include <linux/crc32.h>
21 #include <linux/in.h>
22 #include <linux/ip.h>
23 #include <linux/tcp.h>
24 #include <linux/interrupt.h>
25 #include <linux/dma-mapping.h>
26 #include <linux/pm_runtime.h>
27 #include <linux/firmware.h>
28 #include <linux/pci-aspm.h>
29 #include <linux/prefetch.h>
30 #include <linux/ipv6.h>
31 #include <net/ip6_checksum.h>
32
33 #include <asm/io.h>
34 #include <asm/irq.h>
35
36 #define RTL8169_VERSION "2.3LK-NAPI"
37 #define MODULENAME "r8169"
38 #define PFX MODULENAME ": "
39
40 #define FIRMWARE_8168D_1 "rtl_nic/rtl8168d-1.fw"
41 #define FIRMWARE_8168D_2 "rtl_nic/rtl8168d-2.fw"
42 #define FIRMWARE_8168E_1 "rtl_nic/rtl8168e-1.fw"
43 #define FIRMWARE_8168E_2 "rtl_nic/rtl8168e-2.fw"
44 #define FIRMWARE_8168E_3 "rtl_nic/rtl8168e-3.fw"
45 #define FIRMWARE_8168F_1 "rtl_nic/rtl8168f-1.fw"
46 #define FIRMWARE_8168F_2 "rtl_nic/rtl8168f-2.fw"
47 #define FIRMWARE_8105E_1 "rtl_nic/rtl8105e-1.fw"
48 #define FIRMWARE_8402_1 "rtl_nic/rtl8402-1.fw"
49 #define FIRMWARE_8411_1 "rtl_nic/rtl8411-1.fw"
50 #define FIRMWARE_8411_2 "rtl_nic/rtl8411-2.fw"
51 #define FIRMWARE_8106E_1 "rtl_nic/rtl8106e-1.fw"
52 #define FIRMWARE_8106E_2 "rtl_nic/rtl8106e-2.fw"
53 #define FIRMWARE_8168G_2 "rtl_nic/rtl8168g-2.fw"
54 #define FIRMWARE_8168G_3 "rtl_nic/rtl8168g-3.fw"
55
56 #ifdef RTL8169_DEBUG
57 #define assert(expr) \
58 if (!(expr)) { \
59 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
60 #expr,__FILE__,__func__,__LINE__); \
61 }
62 #define dprintk(fmt, args...) \
63 do { printk(KERN_DEBUG PFX fmt, ## args); } while (0)
64 #else
65 #define assert(expr) do {} while (0)
66 #define dprintk(fmt, args...) do {} while (0)
67 #endif /* RTL8169_DEBUG */
68
69 #define R8169_MSG_DEFAULT \
70 (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
71
72 #define TX_SLOTS_AVAIL(tp) \
73 (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx)
74
75 /* A skbuff with nr_frags needs nr_frags+1 entries in the tx queue */
76 #define TX_FRAGS_READY_FOR(tp,nr_frags) \
77 (TX_SLOTS_AVAIL(tp) >= (nr_frags + 1))
78
79 /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
80 The RTL chips use a 64 element hash table based on the Ethernet CRC. */
81 static const int multicast_filter_limit = 32;
82
83 #define MAX_READ_REQUEST_SHIFT 12
84 #define TX_DMA_BURST 7 /* Maximum PCI burst, '7' is unlimited */
85 #define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */
86
87 #define R8169_REGS_SIZE 256
88 #define R8169_NAPI_WEIGHT 64
89 #define NUM_TX_DESC 64 /* Number of Tx descriptor registers */
90 #define NUM_RX_DESC 256U /* Number of Rx descriptor registers */
91 #define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc))
92 #define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc))
93
94 #define RTL8169_TX_TIMEOUT (6*HZ)
95 #define RTL8169_PHY_TIMEOUT (10*HZ)
96
97 /* write/read MMIO register */
98 #define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg))
99 #define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg))
100 #define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg))
101 #define RTL_R8(reg) readb (ioaddr + (reg))
102 #define RTL_R16(reg) readw (ioaddr + (reg))
103 #define RTL_R32(reg) readl (ioaddr + (reg))
104
105 enum mac_version {
106 RTL_GIGA_MAC_VER_01 = 0,
107 RTL_GIGA_MAC_VER_02,
108 RTL_GIGA_MAC_VER_03,
109 RTL_GIGA_MAC_VER_04,
110 RTL_GIGA_MAC_VER_05,
111 RTL_GIGA_MAC_VER_06,
112 RTL_GIGA_MAC_VER_07,
113 RTL_GIGA_MAC_VER_08,
114 RTL_GIGA_MAC_VER_09,
115 RTL_GIGA_MAC_VER_10,
116 RTL_GIGA_MAC_VER_11,
117 RTL_GIGA_MAC_VER_12,
118 RTL_GIGA_MAC_VER_13,
119 RTL_GIGA_MAC_VER_14,
120 RTL_GIGA_MAC_VER_15,
121 RTL_GIGA_MAC_VER_16,
122 RTL_GIGA_MAC_VER_17,
123 RTL_GIGA_MAC_VER_18,
124 RTL_GIGA_MAC_VER_19,
125 RTL_GIGA_MAC_VER_20,
126 RTL_GIGA_MAC_VER_21,
127 RTL_GIGA_MAC_VER_22,
128 RTL_GIGA_MAC_VER_23,
129 RTL_GIGA_MAC_VER_24,
130 RTL_GIGA_MAC_VER_25,
131 RTL_GIGA_MAC_VER_26,
132 RTL_GIGA_MAC_VER_27,
133 RTL_GIGA_MAC_VER_28,
134 RTL_GIGA_MAC_VER_29,
135 RTL_GIGA_MAC_VER_30,
136 RTL_GIGA_MAC_VER_31,
137 RTL_GIGA_MAC_VER_32,
138 RTL_GIGA_MAC_VER_33,
139 RTL_GIGA_MAC_VER_34,
140 RTL_GIGA_MAC_VER_35,
141 RTL_GIGA_MAC_VER_36,
142 RTL_GIGA_MAC_VER_37,
143 RTL_GIGA_MAC_VER_38,
144 RTL_GIGA_MAC_VER_39,
145 RTL_GIGA_MAC_VER_40,
146 RTL_GIGA_MAC_VER_41,
147 RTL_GIGA_MAC_VER_42,
148 RTL_GIGA_MAC_VER_43,
149 RTL_GIGA_MAC_VER_44,
150 RTL_GIGA_MAC_NONE = 0xff,
151 };
152
153 enum rtl_tx_desc_version {
154 RTL_TD_0 = 0,
155 RTL_TD_1 = 1,
156 };
157
158 #define JUMBO_1K ETH_DATA_LEN
159 #define JUMBO_4K (4*1024 - ETH_HLEN - 2)
160 #define JUMBO_6K (6*1024 - ETH_HLEN - 2)
161 #define JUMBO_7K (7*1024 - ETH_HLEN - 2)
162 #define JUMBO_9K (9*1024 - ETH_HLEN - 2)
163
164 #define _R(NAME,TD,FW,SZ,B) { \
165 .name = NAME, \
166 .txd_version = TD, \
167 .fw_name = FW, \
168 .jumbo_max = SZ, \
169 .jumbo_tx_csum = B \
170 }
171
172 static const struct {
173 const char *name;
174 enum rtl_tx_desc_version txd_version;
175 const char *fw_name;
176 u16 jumbo_max;
177 bool jumbo_tx_csum;
178 } rtl_chip_infos[] = {
179 /* PCI devices. */
180 [RTL_GIGA_MAC_VER_01] =
181 _R("RTL8169", RTL_TD_0, NULL, JUMBO_7K, true),
182 [RTL_GIGA_MAC_VER_02] =
183 _R("RTL8169s", RTL_TD_0, NULL, JUMBO_7K, true),
184 [RTL_GIGA_MAC_VER_03] =
185 _R("RTL8110s", RTL_TD_0, NULL, JUMBO_7K, true),
186 [RTL_GIGA_MAC_VER_04] =
187 _R("RTL8169sb/8110sb", RTL_TD_0, NULL, JUMBO_7K, true),
188 [RTL_GIGA_MAC_VER_05] =
189 _R("RTL8169sc/8110sc", RTL_TD_0, NULL, JUMBO_7K, true),
190 [RTL_GIGA_MAC_VER_06] =
191 _R("RTL8169sc/8110sc", RTL_TD_0, NULL, JUMBO_7K, true),
192 /* PCI-E devices. */
193 [RTL_GIGA_MAC_VER_07] =
194 _R("RTL8102e", RTL_TD_1, NULL, JUMBO_1K, true),
195 [RTL_GIGA_MAC_VER_08] =
196 _R("RTL8102e", RTL_TD_1, NULL, JUMBO_1K, true),
197 [RTL_GIGA_MAC_VER_09] =
198 _R("RTL8102e", RTL_TD_1, NULL, JUMBO_1K, true),
199 [RTL_GIGA_MAC_VER_10] =
200 _R("RTL8101e", RTL_TD_0, NULL, JUMBO_1K, true),
201 [RTL_GIGA_MAC_VER_11] =
202 _R("RTL8168b/8111b", RTL_TD_0, NULL, JUMBO_4K, false),
203 [RTL_GIGA_MAC_VER_12] =
204 _R("RTL8168b/8111b", RTL_TD_0, NULL, JUMBO_4K, false),
205 [RTL_GIGA_MAC_VER_13] =
206 _R("RTL8101e", RTL_TD_0, NULL, JUMBO_1K, true),
207 [RTL_GIGA_MAC_VER_14] =
208 _R("RTL8100e", RTL_TD_0, NULL, JUMBO_1K, true),
209 [RTL_GIGA_MAC_VER_15] =
210 _R("RTL8100e", RTL_TD_0, NULL, JUMBO_1K, true),
211 [RTL_GIGA_MAC_VER_16] =
212 _R("RTL8101e", RTL_TD_0, NULL, JUMBO_1K, true),
213 [RTL_GIGA_MAC_VER_17] =
214 _R("RTL8168b/8111b", RTL_TD_0, NULL, JUMBO_4K, false),
215 [RTL_GIGA_MAC_VER_18] =
216 _R("RTL8168cp/8111cp", RTL_TD_1, NULL, JUMBO_6K, false),
217 [RTL_GIGA_MAC_VER_19] =
218 _R("RTL8168c/8111c", RTL_TD_1, NULL, JUMBO_6K, false),
219 [RTL_GIGA_MAC_VER_20] =
220 _R("RTL8168c/8111c", RTL_TD_1, NULL, JUMBO_6K, false),
221 [RTL_GIGA_MAC_VER_21] =
222 _R("RTL8168c/8111c", RTL_TD_1, NULL, JUMBO_6K, false),
223 [RTL_GIGA_MAC_VER_22] =
224 _R("RTL8168c/8111c", RTL_TD_1, NULL, JUMBO_6K, false),
225 [RTL_GIGA_MAC_VER_23] =
226 _R("RTL8168cp/8111cp", RTL_TD_1, NULL, JUMBO_6K, false),
227 [RTL_GIGA_MAC_VER_24] =
228 _R("RTL8168cp/8111cp", RTL_TD_1, NULL, JUMBO_6K, false),
229 [RTL_GIGA_MAC_VER_25] =
230 _R("RTL8168d/8111d", RTL_TD_1, FIRMWARE_8168D_1,
231 JUMBO_9K, false),
232 [RTL_GIGA_MAC_VER_26] =
233 _R("RTL8168d/8111d", RTL_TD_1, FIRMWARE_8168D_2,
234 JUMBO_9K, false),
235 [RTL_GIGA_MAC_VER_27] =
236 _R("RTL8168dp/8111dp", RTL_TD_1, NULL, JUMBO_9K, false),
237 [RTL_GIGA_MAC_VER_28] =
238 _R("RTL8168dp/8111dp", RTL_TD_1, NULL, JUMBO_9K, false),
239 [RTL_GIGA_MAC_VER_29] =
240 _R("RTL8105e", RTL_TD_1, FIRMWARE_8105E_1,
241 JUMBO_1K, true),
242 [RTL_GIGA_MAC_VER_30] =
243 _R("RTL8105e", RTL_TD_1, FIRMWARE_8105E_1,
244 JUMBO_1K, true),
245 [RTL_GIGA_MAC_VER_31] =
246 _R("RTL8168dp/8111dp", RTL_TD_1, NULL, JUMBO_9K, false),
247 [RTL_GIGA_MAC_VER_32] =
248 _R("RTL8168e/8111e", RTL_TD_1, FIRMWARE_8168E_1,
249 JUMBO_9K, false),
250 [RTL_GIGA_MAC_VER_33] =
251 _R("RTL8168e/8111e", RTL_TD_1, FIRMWARE_8168E_2,
252 JUMBO_9K, false),
253 [RTL_GIGA_MAC_VER_34] =
254 _R("RTL8168evl/8111evl",RTL_TD_1, FIRMWARE_8168E_3,
255 JUMBO_9K, false),
256 [RTL_GIGA_MAC_VER_35] =
257 _R("RTL8168f/8111f", RTL_TD_1, FIRMWARE_8168F_1,
258 JUMBO_9K, false),
259 [RTL_GIGA_MAC_VER_36] =
260 _R("RTL8168f/8111f", RTL_TD_1, FIRMWARE_8168F_2,
261 JUMBO_9K, false),
262 [RTL_GIGA_MAC_VER_37] =
263 _R("RTL8402", RTL_TD_1, FIRMWARE_8402_1,
264 JUMBO_1K, true),
265 [RTL_GIGA_MAC_VER_38] =
266 _R("RTL8411", RTL_TD_1, FIRMWARE_8411_1,
267 JUMBO_9K, false),
268 [RTL_GIGA_MAC_VER_39] =
269 _R("RTL8106e", RTL_TD_1, FIRMWARE_8106E_1,
270 JUMBO_1K, true),
271 [RTL_GIGA_MAC_VER_40] =
272 _R("RTL8168g/8111g", RTL_TD_1, FIRMWARE_8168G_2,
273 JUMBO_9K, false),
274 [RTL_GIGA_MAC_VER_41] =
275 _R("RTL8168g/8111g", RTL_TD_1, NULL, JUMBO_9K, false),
276 [RTL_GIGA_MAC_VER_42] =
277 _R("RTL8168g/8111g", RTL_TD_1, FIRMWARE_8168G_3,
278 JUMBO_9K, false),
279 [RTL_GIGA_MAC_VER_43] =
280 _R("RTL8106e", RTL_TD_1, FIRMWARE_8106E_2,
281 JUMBO_1K, true),
282 [RTL_GIGA_MAC_VER_44] =
283 _R("RTL8411", RTL_TD_1, FIRMWARE_8411_2,
284 JUMBO_9K, false),
285 };
286 #undef _R
287
288 enum cfg_version {
289 RTL_CFG_0 = 0x00,
290 RTL_CFG_1,
291 RTL_CFG_2
292 };
293
294 static const struct pci_device_id rtl8169_pci_tbl[] = {
295 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 },
296 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 },
297 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 },
298 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 },
299 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 },
300 { PCI_VENDOR_ID_DLINK, 0x4300,
301 PCI_VENDOR_ID_DLINK, 0x4b10, 0, 0, RTL_CFG_1 },
302 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 },
303 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4302), 0, 0, RTL_CFG_0 },
304 { PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 },
305 { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 },
306 { PCI_VENDOR_ID_LINKSYS, 0x1032,
307 PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 },
308 { 0x0001, 0x8168,
309 PCI_ANY_ID, 0x2410, 0, 0, RTL_CFG_2 },
310 {0,},
311 };
312
313 MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl);
314
315 static int rx_buf_sz = 16383;
316 static int use_dac;
317 static struct {
318 u32 msg_enable;
319 } debug = { -1 };
320
321 enum rtl_registers {
322 MAC0 = 0, /* Ethernet hardware address. */
323 MAC4 = 4,
324 MAR0 = 8, /* Multicast filter. */
325 CounterAddrLow = 0x10,
326 CounterAddrHigh = 0x14,
327 TxDescStartAddrLow = 0x20,
328 TxDescStartAddrHigh = 0x24,
329 TxHDescStartAddrLow = 0x28,
330 TxHDescStartAddrHigh = 0x2c,
331 FLASH = 0x30,
332 ERSR = 0x36,
333 ChipCmd = 0x37,
334 TxPoll = 0x38,
335 IntrMask = 0x3c,
336 IntrStatus = 0x3e,
337
338 TxConfig = 0x40,
339 #define TXCFG_AUTO_FIFO (1 << 7) /* 8111e-vl */
340 #define TXCFG_EMPTY (1 << 11) /* 8111e-vl */
341
342 RxConfig = 0x44,
343 #define RX128_INT_EN (1 << 15) /* 8111c and later */
344 #define RX_MULTI_EN (1 << 14) /* 8111c only */
345 #define RXCFG_FIFO_SHIFT 13
346 /* No threshold before first PCI xfer */
347 #define RX_FIFO_THRESH (7 << RXCFG_FIFO_SHIFT)
348 #define RX_EARLY_OFF (1 << 11)
349 #define RXCFG_DMA_SHIFT 8
350 /* Unlimited maximum PCI burst. */
351 #define RX_DMA_BURST (7 << RXCFG_DMA_SHIFT)
352
353 RxMissed = 0x4c,
354 Cfg9346 = 0x50,
355 Config0 = 0x51,
356 Config1 = 0x52,
357 Config2 = 0x53,
358 #define PME_SIGNAL (1 << 5) /* 8168c and later */
359
360 Config3 = 0x54,
361 Config4 = 0x55,
362 Config5 = 0x56,
363 MultiIntr = 0x5c,
364 PHYAR = 0x60,
365 PHYstatus = 0x6c,
366 RxMaxSize = 0xda,
367 CPlusCmd = 0xe0,
368 IntrMitigate = 0xe2,
369 RxDescAddrLow = 0xe4,
370 RxDescAddrHigh = 0xe8,
371 EarlyTxThres = 0xec, /* 8169. Unit of 32 bytes. */
372
373 #define NoEarlyTx 0x3f /* Max value : no early transmit. */
374
375 MaxTxPacketSize = 0xec, /* 8101/8168. Unit of 128 bytes. */
376
377 #define TxPacketMax (8064 >> 7)
378 #define EarlySize 0x27
379
380 FuncEvent = 0xf0,
381 FuncEventMask = 0xf4,
382 FuncPresetState = 0xf8,
383 FuncForceEvent = 0xfc,
384 };
385
386 enum rtl8110_registers {
387 TBICSR = 0x64,
388 TBI_ANAR = 0x68,
389 TBI_LPAR = 0x6a,
390 };
391
392 enum rtl8168_8101_registers {
393 CSIDR = 0x64,
394 CSIAR = 0x68,
395 #define CSIAR_FLAG 0x80000000
396 #define CSIAR_WRITE_CMD 0x80000000
397 #define CSIAR_BYTE_ENABLE 0x0f
398 #define CSIAR_BYTE_ENABLE_SHIFT 12
399 #define CSIAR_ADDR_MASK 0x0fff
400 #define CSIAR_FUNC_CARD 0x00000000
401 #define CSIAR_FUNC_SDIO 0x00010000
402 #define CSIAR_FUNC_NIC 0x00020000
403 #define CSIAR_FUNC_NIC2 0x00010000
404 PMCH = 0x6f,
405 EPHYAR = 0x80,
406 #define EPHYAR_FLAG 0x80000000
407 #define EPHYAR_WRITE_CMD 0x80000000
408 #define EPHYAR_REG_MASK 0x1f
409 #define EPHYAR_REG_SHIFT 16
410 #define EPHYAR_DATA_MASK 0xffff
411 DLLPR = 0xd0,
412 #define PFM_EN (1 << 6)
413 DBG_REG = 0xd1,
414 #define FIX_NAK_1 (1 << 4)
415 #define FIX_NAK_2 (1 << 3)
416 TWSI = 0xd2,
417 MCU = 0xd3,
418 #define NOW_IS_OOB (1 << 7)
419 #define TX_EMPTY (1 << 5)
420 #define RX_EMPTY (1 << 4)
421 #define RXTX_EMPTY (TX_EMPTY | RX_EMPTY)
422 #define EN_NDP (1 << 3)
423 #define EN_OOB_RESET (1 << 2)
424 #define LINK_LIST_RDY (1 << 1)
425 EFUSEAR = 0xdc,
426 #define EFUSEAR_FLAG 0x80000000
427 #define EFUSEAR_WRITE_CMD 0x80000000
428 #define EFUSEAR_READ_CMD 0x00000000
429 #define EFUSEAR_REG_MASK 0x03ff
430 #define EFUSEAR_REG_SHIFT 8
431 #define EFUSEAR_DATA_MASK 0xff
432 };
433
434 enum rtl8168_registers {
435 LED_FREQ = 0x1a,
436 EEE_LED = 0x1b,
437 ERIDR = 0x70,
438 ERIAR = 0x74,
439 #define ERIAR_FLAG 0x80000000
440 #define ERIAR_WRITE_CMD 0x80000000
441 #define ERIAR_READ_CMD 0x00000000
442 #define ERIAR_ADDR_BYTE_ALIGN 4
443 #define ERIAR_TYPE_SHIFT 16
444 #define ERIAR_EXGMAC (0x00 << ERIAR_TYPE_SHIFT)
445 #define ERIAR_MSIX (0x01 << ERIAR_TYPE_SHIFT)
446 #define ERIAR_ASF (0x02 << ERIAR_TYPE_SHIFT)
447 #define ERIAR_MASK_SHIFT 12
448 #define ERIAR_MASK_0001 (0x1 << ERIAR_MASK_SHIFT)
449 #define ERIAR_MASK_0011 (0x3 << ERIAR_MASK_SHIFT)
450 #define ERIAR_MASK_0101 (0x5 << ERIAR_MASK_SHIFT)
451 #define ERIAR_MASK_1111 (0xf << ERIAR_MASK_SHIFT)
452 EPHY_RXER_NUM = 0x7c,
453 OCPDR = 0xb0, /* OCP GPHY access */
454 #define OCPDR_WRITE_CMD 0x80000000
455 #define OCPDR_READ_CMD 0x00000000
456 #define OCPDR_REG_MASK 0x7f
457 #define OCPDR_GPHY_REG_SHIFT 16
458 #define OCPDR_DATA_MASK 0xffff
459 OCPAR = 0xb4,
460 #define OCPAR_FLAG 0x80000000
461 #define OCPAR_GPHY_WRITE_CMD 0x8000f060
462 #define OCPAR_GPHY_READ_CMD 0x0000f060
463 GPHY_OCP = 0xb8,
464 RDSAR1 = 0xd0, /* 8168c only. Undocumented on 8168dp */
465 MISC = 0xf0, /* 8168e only. */
466 #define TXPLA_RST (1 << 29)
467 #define DISABLE_LAN_EN (1 << 23) /* Enable GPIO pin */
468 #define PWM_EN (1 << 22)
469 #define RXDV_GATED_EN (1 << 19)
470 #define EARLY_TALLY_EN (1 << 16)
471 };
472
473 enum rtl_register_content {
474 /* InterruptStatusBits */
475 SYSErr = 0x8000,
476 PCSTimeout = 0x4000,
477 SWInt = 0x0100,
478 TxDescUnavail = 0x0080,
479 RxFIFOOver = 0x0040,
480 LinkChg = 0x0020,
481 RxOverflow = 0x0010,
482 TxErr = 0x0008,
483 TxOK = 0x0004,
484 RxErr = 0x0002,
485 RxOK = 0x0001,
486
487 /* RxStatusDesc */
488 RxBOVF = (1 << 24),
489 RxFOVF = (1 << 23),
490 RxRWT = (1 << 22),
491 RxRES = (1 << 21),
492 RxRUNT = (1 << 20),
493 RxCRC = (1 << 19),
494
495 /* ChipCmdBits */
496 StopReq = 0x80,
497 CmdReset = 0x10,
498 CmdRxEnb = 0x08,
499 CmdTxEnb = 0x04,
500 RxBufEmpty = 0x01,
501
502 /* TXPoll register p.5 */
503 HPQ = 0x80, /* Poll cmd on the high prio queue */
504 NPQ = 0x40, /* Poll cmd on the low prio queue */
505 FSWInt = 0x01, /* Forced software interrupt */
506
507 /* Cfg9346Bits */
508 Cfg9346_Lock = 0x00,
509 Cfg9346_Unlock = 0xc0,
510
511 /* rx_mode_bits */
512 AcceptErr = 0x20,
513 AcceptRunt = 0x10,
514 AcceptBroadcast = 0x08,
515 AcceptMulticast = 0x04,
516 AcceptMyPhys = 0x02,
517 AcceptAllPhys = 0x01,
518 #define RX_CONFIG_ACCEPT_MASK 0x3f
519
520 /* TxConfigBits */
521 TxInterFrameGapShift = 24,
522 TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */
523
524 /* Config1 register p.24 */
525 LEDS1 = (1 << 7),
526 LEDS0 = (1 << 6),
527 Speed_down = (1 << 4),
528 MEMMAP = (1 << 3),
529 IOMAP = (1 << 2),
530 VPD = (1 << 1),
531 PMEnable = (1 << 0), /* Power Management Enable */
532
533 /* Config2 register p. 25 */
534 ClkReqEn = (1 << 7), /* Clock Request Enable */
535 MSIEnable = (1 << 5), /* 8169 only. Reserved in the 8168. */
536 PCI_Clock_66MHz = 0x01,
537 PCI_Clock_33MHz = 0x00,
538
539 /* Config3 register p.25 */
540 MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */
541 LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */
542 Jumbo_En0 = (1 << 2), /* 8168 only. Reserved in the 8168b */
543 Rdy_to_L23 = (1 << 1), /* L23 Enable */
544 Beacon_en = (1 << 0), /* 8168 only. Reserved in the 8168b */
545
546 /* Config4 register */
547 Jumbo_En1 = (1 << 1), /* 8168 only. Reserved in the 8168b */
548
549 /* Config5 register p.27 */
550 BWF = (1 << 6), /* Accept Broadcast wakeup frame */
551 MWF = (1 << 5), /* Accept Multicast wakeup frame */
552 UWF = (1 << 4), /* Accept Unicast wakeup frame */
553 Spi_en = (1 << 3),
554 LanWake = (1 << 1), /* LanWake enable/disable */
555 PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */
556 ASPM_en = (1 << 0), /* ASPM enable */
557
558 /* TBICSR p.28 */
559 TBIReset = 0x80000000,
560 TBILoopback = 0x40000000,
561 TBINwEnable = 0x20000000,
562 TBINwRestart = 0x10000000,
563 TBILinkOk = 0x02000000,
564 TBINwComplete = 0x01000000,
565
566 /* CPlusCmd p.31 */
567 EnableBist = (1 << 15), // 8168 8101
568 Mac_dbgo_oe = (1 << 14), // 8168 8101
569 Normal_mode = (1 << 13), // unused
570 Force_half_dup = (1 << 12), // 8168 8101
571 Force_rxflow_en = (1 << 11), // 8168 8101
572 Force_txflow_en = (1 << 10), // 8168 8101
573 Cxpl_dbg_sel = (1 << 9), // 8168 8101
574 ASF = (1 << 8), // 8168 8101
575 PktCntrDisable = (1 << 7), // 8168 8101
576 Mac_dbgo_sel = 0x001c, // 8168
577 RxVlan = (1 << 6),
578 RxChkSum = (1 << 5),
579 PCIDAC = (1 << 4),
580 PCIMulRW = (1 << 3),
581 INTT_0 = 0x0000, // 8168
582 INTT_1 = 0x0001, // 8168
583 INTT_2 = 0x0002, // 8168
584 INTT_3 = 0x0003, // 8168
585
586 /* rtl8169_PHYstatus */
587 TBI_Enable = 0x80,
588 TxFlowCtrl = 0x40,
589 RxFlowCtrl = 0x20,
590 _1000bpsF = 0x10,
591 _100bps = 0x08,
592 _10bps = 0x04,
593 LinkStatus = 0x02,
594 FullDup = 0x01,
595
596 /* _TBICSRBit */
597 TBILinkOK = 0x02000000,
598
599 /* DumpCounterCommand */
600 CounterDump = 0x8,
601 };
602
603 enum rtl_desc_bit {
604 /* First doubleword. */
605 DescOwn = (1 << 31), /* Descriptor is owned by NIC */
606 RingEnd = (1 << 30), /* End of descriptor ring */
607 FirstFrag = (1 << 29), /* First segment of a packet */
608 LastFrag = (1 << 28), /* Final segment of a packet */
609 };
610
611 /* Generic case. */
612 enum rtl_tx_desc_bit {
613 /* First doubleword. */
614 TD_LSO = (1 << 27), /* Large Send Offload */
615 #define TD_MSS_MAX 0x07ffu /* MSS value */
616
617 /* Second doubleword. */
618 TxVlanTag = (1 << 17), /* Add VLAN tag */
619 };
620
621 /* 8169, 8168b and 810x except 8102e. */
622 enum rtl_tx_desc_bit_0 {
623 /* First doubleword. */
624 #define TD0_MSS_SHIFT 16 /* MSS position (11 bits) */
625 TD0_TCP_CS = (1 << 16), /* Calculate TCP/IP checksum */
626 TD0_UDP_CS = (1 << 17), /* Calculate UDP/IP checksum */
627 TD0_IP_CS = (1 << 18), /* Calculate IP checksum */
628 };
629
630 /* 8102e, 8168c and beyond. */
631 enum rtl_tx_desc_bit_1 {
632 /* First doubleword. */
633 TD1_GTSENV4 = (1 << 26), /* Giant Send for IPv4 */
634 TD1_GTSENV6 = (1 << 25), /* Giant Send for IPv6 */
635 #define GTTCPHO_SHIFT 18
636 #define GTTCPHO_MAX 0x7fU
637
638 /* Second doubleword. */
639 #define TCPHO_SHIFT 18
640 #define TCPHO_MAX 0x3ffU
641 #define TD1_MSS_SHIFT 18 /* MSS position (11 bits) */
642 TD1_IPv6_CS = (1 << 28), /* Calculate IPv6 checksum */
643 TD1_IPv4_CS = (1 << 29), /* Calculate IPv4 checksum */
644 TD1_TCP_CS = (1 << 30), /* Calculate TCP/IP checksum */
645 TD1_UDP_CS = (1 << 31), /* Calculate UDP/IP checksum */
646 };
647
648 enum rtl_rx_desc_bit {
649 /* Rx private */
650 PID1 = (1 << 18), /* Protocol ID bit 1/2 */
651 PID0 = (1 << 17), /* Protocol ID bit 2/2 */
652
653 #define RxProtoUDP (PID1)
654 #define RxProtoTCP (PID0)
655 #define RxProtoIP (PID1 | PID0)
656 #define RxProtoMask RxProtoIP
657
658 IPFail = (1 << 16), /* IP checksum failed */
659 UDPFail = (1 << 15), /* UDP/IP checksum failed */
660 TCPFail = (1 << 14), /* TCP/IP checksum failed */
661 RxVlanTag = (1 << 16), /* VLAN tag available */
662 };
663
664 #define RsvdMask 0x3fffc000
665
666 struct TxDesc {
667 __le32 opts1;
668 __le32 opts2;
669 __le64 addr;
670 };
671
672 struct RxDesc {
673 __le32 opts1;
674 __le32 opts2;
675 __le64 addr;
676 };
677
678 struct ring_info {
679 struct sk_buff *skb;
680 u32 len;
681 u8 __pad[sizeof(void *) - sizeof(u32)];
682 };
683
684 enum features {
685 RTL_FEATURE_WOL = (1 << 0),
686 RTL_FEATURE_MSI = (1 << 1),
687 RTL_FEATURE_GMII = (1 << 2),
688 };
689
690 struct rtl8169_counters {
691 __le64 tx_packets;
692 __le64 rx_packets;
693 __le64 tx_errors;
694 __le32 rx_errors;
695 __le16 rx_missed;
696 __le16 align_errors;
697 __le32 tx_one_collision;
698 __le32 tx_multi_collision;
699 __le64 rx_unicast;
700 __le64 rx_broadcast;
701 __le32 rx_multicast;
702 __le16 tx_aborted;
703 __le16 tx_underun;
704 };
705
706 enum rtl_flag {
707 RTL_FLAG_TASK_ENABLED,
708 RTL_FLAG_TASK_SLOW_PENDING,
709 RTL_FLAG_TASK_RESET_PENDING,
710 RTL_FLAG_TASK_PHY_PENDING,
711 RTL_FLAG_MAX
712 };
713
714 struct rtl8169_stats {
715 u64 packets;
716 u64 bytes;
717 struct u64_stats_sync syncp;
718 };
719
720 struct rtl8169_private {
721 void __iomem *mmio_addr; /* memory map physical address */
722 struct pci_dev *pci_dev;
723 struct net_device *dev;
724 struct napi_struct napi;
725 u32 msg_enable;
726 u16 txd_version;
727 u16 mac_version;
728 u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */
729 u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */
730 u32 dirty_tx;
731 struct rtl8169_stats rx_stats;
732 struct rtl8169_stats tx_stats;
733 struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */
734 struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */
735 dma_addr_t TxPhyAddr;
736 dma_addr_t RxPhyAddr;
737 void *Rx_databuff[NUM_RX_DESC]; /* Rx data buffers */
738 struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */
739 struct timer_list timer;
740 u16 cp_cmd;
741
742 u16 event_slow;
743
744 struct mdio_ops {
745 void (*write)(struct rtl8169_private *, int, int);
746 int (*read)(struct rtl8169_private *, int);
747 } mdio_ops;
748
749 struct pll_power_ops {
750 void (*down)(struct rtl8169_private *);
751 void (*up)(struct rtl8169_private *);
752 } pll_power_ops;
753
754 struct jumbo_ops {
755 void (*enable)(struct rtl8169_private *);
756 void (*disable)(struct rtl8169_private *);
757 } jumbo_ops;
758
759 struct csi_ops {
760 void (*write)(struct rtl8169_private *, int, int);
761 u32 (*read)(struct rtl8169_private *, int);
762 } csi_ops;
763
764 int (*set_speed)(struct net_device *, u8 aneg, u16 sp, u8 dpx, u32 adv);
765 int (*get_settings)(struct net_device *, struct ethtool_cmd *);
766 void (*phy_reset_enable)(struct rtl8169_private *tp);
767 void (*hw_start)(struct net_device *);
768 unsigned int (*phy_reset_pending)(struct rtl8169_private *tp);
769 unsigned int (*link_ok)(void __iomem *);
770 int (*do_ioctl)(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd);
771 bool (*tso_csum)(struct rtl8169_private *, struct sk_buff *, u32 *);
772
773 struct {
774 DECLARE_BITMAP(flags, RTL_FLAG_MAX);
775 struct mutex mutex;
776 struct work_struct work;
777 } wk;
778
779 unsigned features;
780
781 struct mii_if_info mii;
782 struct rtl8169_counters counters;
783 u32 saved_wolopts;
784 u32 opts1_mask;
785
786 struct rtl_fw {
787 const struct firmware *fw;
788
789 #define RTL_VER_SIZE 32
790
791 char version[RTL_VER_SIZE];
792
793 struct rtl_fw_phy_action {
794 __le32 *code;
795 size_t size;
796 } phy_action;
797 } *rtl_fw;
798 #define RTL_FIRMWARE_UNKNOWN ERR_PTR(-EAGAIN)
799
800 u32 ocp_base;
801 };
802
803 MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
804 MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
805 module_param(use_dac, int, 0);
806 MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
807 module_param_named(debug, debug.msg_enable, int, 0);
808 MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)");
809 MODULE_LICENSE("GPL");
810 MODULE_VERSION(RTL8169_VERSION);
811 MODULE_FIRMWARE(FIRMWARE_8168D_1);
812 MODULE_FIRMWARE(FIRMWARE_8168D_2);
813 MODULE_FIRMWARE(FIRMWARE_8168E_1);
814 MODULE_FIRMWARE(FIRMWARE_8168E_2);
815 MODULE_FIRMWARE(FIRMWARE_8168E_3);
816 MODULE_FIRMWARE(FIRMWARE_8105E_1);
817 MODULE_FIRMWARE(FIRMWARE_8168F_1);
818 MODULE_FIRMWARE(FIRMWARE_8168F_2);
819 MODULE_FIRMWARE(FIRMWARE_8402_1);
820 MODULE_FIRMWARE(FIRMWARE_8411_1);
821 MODULE_FIRMWARE(FIRMWARE_8411_2);
822 MODULE_FIRMWARE(FIRMWARE_8106E_1);
823 MODULE_FIRMWARE(FIRMWARE_8106E_2);
824 MODULE_FIRMWARE(FIRMWARE_8168G_2);
825 MODULE_FIRMWARE(FIRMWARE_8168G_3);
826
827 static void rtl_lock_work(struct rtl8169_private *tp)
828 {
829 mutex_lock(&tp->wk.mutex);
830 }
831
832 static void rtl_unlock_work(struct rtl8169_private *tp)
833 {
834 mutex_unlock(&tp->wk.mutex);
835 }
836
837 static void rtl_tx_performance_tweak(struct pci_dev *pdev, u16 force)
838 {
839 pcie_capability_clear_and_set_word(pdev, PCI_EXP_DEVCTL,
840 PCI_EXP_DEVCTL_READRQ, force);
841 }
842
843 struct rtl_cond {
844 bool (*check)(struct rtl8169_private *);
845 const char *msg;
846 };
847
848 static void rtl_udelay(unsigned int d)
849 {
850 udelay(d);
851 }
852
853 static bool rtl_loop_wait(struct rtl8169_private *tp, const struct rtl_cond *c,
854 void (*delay)(unsigned int), unsigned int d, int n,
855 bool high)
856 {
857 int i;
858
859 for (i = 0; i < n; i++) {
860 delay(d);
861 if (c->check(tp) == high)
862 return true;
863 }
864 netif_err(tp, drv, tp->dev, "%s == %d (loop: %d, delay: %d).\n",
865 c->msg, !high, n, d);
866 return false;
867 }
868
869 static bool rtl_udelay_loop_wait_high(struct rtl8169_private *tp,
870 const struct rtl_cond *c,
871 unsigned int d, int n)
872 {
873 return rtl_loop_wait(tp, c, rtl_udelay, d, n, true);
874 }
875
876 static bool rtl_udelay_loop_wait_low(struct rtl8169_private *tp,
877 const struct rtl_cond *c,
878 unsigned int d, int n)
879 {
880 return rtl_loop_wait(tp, c, rtl_udelay, d, n, false);
881 }
882
883 static bool rtl_msleep_loop_wait_high(struct rtl8169_private *tp,
884 const struct rtl_cond *c,
885 unsigned int d, int n)
886 {
887 return rtl_loop_wait(tp, c, msleep, d, n, true);
888 }
889
890 static bool rtl_msleep_loop_wait_low(struct rtl8169_private *tp,
891 const struct rtl_cond *c,
892 unsigned int d, int n)
893 {
894 return rtl_loop_wait(tp, c, msleep, d, n, false);
895 }
896
897 #define DECLARE_RTL_COND(name) \
898 static bool name ## _check(struct rtl8169_private *); \
899 \
900 static const struct rtl_cond name = { \
901 .check = name ## _check, \
902 .msg = #name \
903 }; \
904 \
905 static bool name ## _check(struct rtl8169_private *tp)
906
907 DECLARE_RTL_COND(rtl_ocpar_cond)
908 {
909 void __iomem *ioaddr = tp->mmio_addr;
910
911 return RTL_R32(OCPAR) & OCPAR_FLAG;
912 }
913
914 static u32 ocp_read(struct rtl8169_private *tp, u8 mask, u16 reg)
915 {
916 void __iomem *ioaddr = tp->mmio_addr;
917
918 RTL_W32(OCPAR, ((u32)mask & 0x0f) << 12 | (reg & 0x0fff));
919
920 return rtl_udelay_loop_wait_high(tp, &rtl_ocpar_cond, 100, 20) ?
921 RTL_R32(OCPDR) : ~0;
922 }
923
924 static void ocp_write(struct rtl8169_private *tp, u8 mask, u16 reg, u32 data)
925 {
926 void __iomem *ioaddr = tp->mmio_addr;
927
928 RTL_W32(OCPDR, data);
929 RTL_W32(OCPAR, OCPAR_FLAG | ((u32)mask & 0x0f) << 12 | (reg & 0x0fff));
930
931 rtl_udelay_loop_wait_low(tp, &rtl_ocpar_cond, 100, 20);
932 }
933
934 DECLARE_RTL_COND(rtl_eriar_cond)
935 {
936 void __iomem *ioaddr = tp->mmio_addr;
937
938 return RTL_R32(ERIAR) & ERIAR_FLAG;
939 }
940
941 static void rtl8168_oob_notify(struct rtl8169_private *tp, u8 cmd)
942 {
943 void __iomem *ioaddr = tp->mmio_addr;
944
945 RTL_W8(ERIDR, cmd);
946 RTL_W32(ERIAR, 0x800010e8);
947 msleep(2);
948
949 if (!rtl_udelay_loop_wait_low(tp, &rtl_eriar_cond, 100, 5))
950 return;
951
952 ocp_write(tp, 0x1, 0x30, 0x00000001);
953 }
954
955 #define OOB_CMD_RESET 0x00
956 #define OOB_CMD_DRIVER_START 0x05
957 #define OOB_CMD_DRIVER_STOP 0x06
958
959 static u16 rtl8168_get_ocp_reg(struct rtl8169_private *tp)
960 {
961 return (tp->mac_version == RTL_GIGA_MAC_VER_31) ? 0xb8 : 0x10;
962 }
963
964 DECLARE_RTL_COND(rtl_ocp_read_cond)
965 {
966 u16 reg;
967
968 reg = rtl8168_get_ocp_reg(tp);
969
970 return ocp_read(tp, 0x0f, reg) & 0x00000800;
971 }
972
973 static void rtl8168_driver_start(struct rtl8169_private *tp)
974 {
975 rtl8168_oob_notify(tp, OOB_CMD_DRIVER_START);
976
977 rtl_msleep_loop_wait_high(tp, &rtl_ocp_read_cond, 10, 10);
978 }
979
980 static void rtl8168_driver_stop(struct rtl8169_private *tp)
981 {
982 rtl8168_oob_notify(tp, OOB_CMD_DRIVER_STOP);
983
984 rtl_msleep_loop_wait_low(tp, &rtl_ocp_read_cond, 10, 10);
985 }
986
987 static int r8168dp_check_dash(struct rtl8169_private *tp)
988 {
989 u16 reg = rtl8168_get_ocp_reg(tp);
990
991 return (ocp_read(tp, 0x0f, reg) & 0x00008000) ? 1 : 0;
992 }
993
994 static bool rtl_ocp_reg_failure(struct rtl8169_private *tp, u32 reg)
995 {
996 if (reg & 0xffff0001) {
997 netif_err(tp, drv, tp->dev, "Invalid ocp reg %x!\n", reg);
998 return true;
999 }
1000 return false;
1001 }
1002
1003 DECLARE_RTL_COND(rtl_ocp_gphy_cond)
1004 {
1005 void __iomem *ioaddr = tp->mmio_addr;
1006
1007 return RTL_R32(GPHY_OCP) & OCPAR_FLAG;
1008 }
1009
1010 static void r8168_phy_ocp_write(struct rtl8169_private *tp, u32 reg, u32 data)
1011 {
1012 void __iomem *ioaddr = tp->mmio_addr;
1013
1014 if (rtl_ocp_reg_failure(tp, reg))
1015 return;
1016
1017 RTL_W32(GPHY_OCP, OCPAR_FLAG | (reg << 15) | data);
1018
1019 rtl_udelay_loop_wait_low(tp, &rtl_ocp_gphy_cond, 25, 10);
1020 }
1021
1022 static u16 r8168_phy_ocp_read(struct rtl8169_private *tp, u32 reg)
1023 {
1024 void __iomem *ioaddr = tp->mmio_addr;
1025
1026 if (rtl_ocp_reg_failure(tp, reg))
1027 return 0;
1028
1029 RTL_W32(GPHY_OCP, reg << 15);
1030
1031 return rtl_udelay_loop_wait_high(tp, &rtl_ocp_gphy_cond, 25, 10) ?
1032 (RTL_R32(GPHY_OCP) & 0xffff) : ~0;
1033 }
1034
1035 static void r8168_mac_ocp_write(struct rtl8169_private *tp, u32 reg, u32 data)
1036 {
1037 void __iomem *ioaddr = tp->mmio_addr;
1038
1039 if (rtl_ocp_reg_failure(tp, reg))
1040 return;
1041
1042 RTL_W32(OCPDR, OCPAR_FLAG | (reg << 15) | data);
1043 }
1044
1045 static u16 r8168_mac_ocp_read(struct rtl8169_private *tp, u32 reg)
1046 {
1047 void __iomem *ioaddr = tp->mmio_addr;
1048
1049 if (rtl_ocp_reg_failure(tp, reg))
1050 return 0;
1051
1052 RTL_W32(OCPDR, reg << 15);
1053
1054 return RTL_R32(OCPDR);
1055 }
1056
1057 #define OCP_STD_PHY_BASE 0xa400
1058
1059 static void r8168g_mdio_write(struct rtl8169_private *tp, int reg, int value)
1060 {
1061 if (reg == 0x1f) {
1062 tp->ocp_base = value ? value << 4 : OCP_STD_PHY_BASE;
1063 return;
1064 }
1065
1066 if (tp->ocp_base != OCP_STD_PHY_BASE)
1067 reg -= 0x10;
1068
1069 r8168_phy_ocp_write(tp, tp->ocp_base + reg * 2, value);
1070 }
1071
1072 static int r8168g_mdio_read(struct rtl8169_private *tp, int reg)
1073 {
1074 if (tp->ocp_base != OCP_STD_PHY_BASE)
1075 reg -= 0x10;
1076
1077 return r8168_phy_ocp_read(tp, tp->ocp_base + reg * 2);
1078 }
1079
1080 static void mac_mcu_write(struct rtl8169_private *tp, int reg, int value)
1081 {
1082 if (reg == 0x1f) {
1083 tp->ocp_base = value << 4;
1084 return;
1085 }
1086
1087 r8168_mac_ocp_write(tp, tp->ocp_base + reg, value);
1088 }
1089
1090 static int mac_mcu_read(struct rtl8169_private *tp, int reg)
1091 {
1092 return r8168_mac_ocp_read(tp, tp->ocp_base + reg);
1093 }
1094
1095 DECLARE_RTL_COND(rtl_phyar_cond)
1096 {
1097 void __iomem *ioaddr = tp->mmio_addr;
1098
1099 return RTL_R32(PHYAR) & 0x80000000;
1100 }
1101
1102 static void r8169_mdio_write(struct rtl8169_private *tp, int reg, int value)
1103 {
1104 void __iomem *ioaddr = tp->mmio_addr;
1105
1106 RTL_W32(PHYAR, 0x80000000 | (reg & 0x1f) << 16 | (value & 0xffff));
1107
1108 rtl_udelay_loop_wait_low(tp, &rtl_phyar_cond, 25, 20);
1109 /*
1110 * According to hardware specs a 20us delay is required after write
1111 * complete indication, but before sending next command.
1112 */
1113 udelay(20);
1114 }
1115
1116 static int r8169_mdio_read(struct rtl8169_private *tp, int reg)
1117 {
1118 void __iomem *ioaddr = tp->mmio_addr;
1119 int value;
1120
1121 RTL_W32(PHYAR, 0x0 | (reg & 0x1f) << 16);
1122
1123 value = rtl_udelay_loop_wait_high(tp, &rtl_phyar_cond, 25, 20) ?
1124 RTL_R32(PHYAR) & 0xffff : ~0;
1125
1126 /*
1127 * According to hardware specs a 20us delay is required after read
1128 * complete indication, but before sending next command.
1129 */
1130 udelay(20);
1131
1132 return value;
1133 }
1134
1135 static void r8168dp_1_mdio_access(struct rtl8169_private *tp, int reg, u32 data)
1136 {
1137 void __iomem *ioaddr = tp->mmio_addr;
1138
1139 RTL_W32(OCPDR, data | ((reg & OCPDR_REG_MASK) << OCPDR_GPHY_REG_SHIFT));
1140 RTL_W32(OCPAR, OCPAR_GPHY_WRITE_CMD);
1141 RTL_W32(EPHY_RXER_NUM, 0);
1142
1143 rtl_udelay_loop_wait_low(tp, &rtl_ocpar_cond, 1000, 100);
1144 }
1145
1146 static void r8168dp_1_mdio_write(struct rtl8169_private *tp, int reg, int value)
1147 {
1148 r8168dp_1_mdio_access(tp, reg,
1149 OCPDR_WRITE_CMD | (value & OCPDR_DATA_MASK));
1150 }
1151
1152 static int r8168dp_1_mdio_read(struct rtl8169_private *tp, int reg)
1153 {
1154 void __iomem *ioaddr = tp->mmio_addr;
1155
1156 r8168dp_1_mdio_access(tp, reg, OCPDR_READ_CMD);
1157
1158 mdelay(1);
1159 RTL_W32(OCPAR, OCPAR_GPHY_READ_CMD);
1160 RTL_W32(EPHY_RXER_NUM, 0);
1161
1162 return rtl_udelay_loop_wait_high(tp, &rtl_ocpar_cond, 1000, 100) ?
1163 RTL_R32(OCPDR) & OCPDR_DATA_MASK : ~0;
1164 }
1165
1166 #define R8168DP_1_MDIO_ACCESS_BIT 0x00020000
1167
1168 static void r8168dp_2_mdio_start(void __iomem *ioaddr)
1169 {
1170 RTL_W32(0xd0, RTL_R32(0xd0) & ~R8168DP_1_MDIO_ACCESS_BIT);
1171 }
1172
1173 static void r8168dp_2_mdio_stop(void __iomem *ioaddr)
1174 {
1175 RTL_W32(0xd0, RTL_R32(0xd0) | R8168DP_1_MDIO_ACCESS_BIT);
1176 }
1177
1178 static void r8168dp_2_mdio_write(struct rtl8169_private *tp, int reg, int value)
1179 {
1180 void __iomem *ioaddr = tp->mmio_addr;
1181
1182 r8168dp_2_mdio_start(ioaddr);
1183
1184 r8169_mdio_write(tp, reg, value);
1185
1186 r8168dp_2_mdio_stop(ioaddr);
1187 }
1188
1189 static int r8168dp_2_mdio_read(struct rtl8169_private *tp, int reg)
1190 {
1191 void __iomem *ioaddr = tp->mmio_addr;
1192 int value;
1193
1194 r8168dp_2_mdio_start(ioaddr);
1195
1196 value = r8169_mdio_read(tp, reg);
1197
1198 r8168dp_2_mdio_stop(ioaddr);
1199
1200 return value;
1201 }
1202
1203 static void rtl_writephy(struct rtl8169_private *tp, int location, u32 val)
1204 {
1205 tp->mdio_ops.write(tp, location, val);
1206 }
1207
1208 static int rtl_readphy(struct rtl8169_private *tp, int location)
1209 {
1210 return tp->mdio_ops.read(tp, location);
1211 }
1212
1213 static void rtl_patchphy(struct rtl8169_private *tp, int reg_addr, int value)
1214 {
1215 rtl_writephy(tp, reg_addr, rtl_readphy(tp, reg_addr) | value);
1216 }
1217
1218 static void rtl_w1w0_phy(struct rtl8169_private *tp, int reg_addr, int p, int m)
1219 {
1220 int val;
1221
1222 val = rtl_readphy(tp, reg_addr);
1223 rtl_writephy(tp, reg_addr, (val | p) & ~m);
1224 }
1225
1226 static void rtl_mdio_write(struct net_device *dev, int phy_id, int location,
1227 int val)
1228 {
1229 struct rtl8169_private *tp = netdev_priv(dev);
1230
1231 rtl_writephy(tp, location, val);
1232 }
1233
1234 static int rtl_mdio_read(struct net_device *dev, int phy_id, int location)
1235 {
1236 struct rtl8169_private *tp = netdev_priv(dev);
1237
1238 return rtl_readphy(tp, location);
1239 }
1240
1241 DECLARE_RTL_COND(rtl_ephyar_cond)
1242 {
1243 void __iomem *ioaddr = tp->mmio_addr;
1244
1245 return RTL_R32(EPHYAR) & EPHYAR_FLAG;
1246 }
1247
1248 static void rtl_ephy_write(struct rtl8169_private *tp, int reg_addr, int value)
1249 {
1250 void __iomem *ioaddr = tp->mmio_addr;
1251
1252 RTL_W32(EPHYAR, EPHYAR_WRITE_CMD | (value & EPHYAR_DATA_MASK) |
1253 (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
1254
1255 rtl_udelay_loop_wait_low(tp, &rtl_ephyar_cond, 10, 100);
1256
1257 udelay(10);
1258 }
1259
1260 static u16 rtl_ephy_read(struct rtl8169_private *tp, int reg_addr)
1261 {
1262 void __iomem *ioaddr = tp->mmio_addr;
1263
1264 RTL_W32(EPHYAR, (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
1265
1266 return rtl_udelay_loop_wait_high(tp, &rtl_ephyar_cond, 10, 100) ?
1267 RTL_R32(EPHYAR) & EPHYAR_DATA_MASK : ~0;
1268 }
1269
1270 static void rtl_eri_write(struct rtl8169_private *tp, int addr, u32 mask,
1271 u32 val, int type)
1272 {
1273 void __iomem *ioaddr = tp->mmio_addr;
1274
1275 BUG_ON((addr & 3) || (mask == 0));
1276 RTL_W32(ERIDR, val);
1277 RTL_W32(ERIAR, ERIAR_WRITE_CMD | type | mask | addr);
1278
1279 rtl_udelay_loop_wait_low(tp, &rtl_eriar_cond, 100, 100);
1280 }
1281
1282 static u32 rtl_eri_read(struct rtl8169_private *tp, int addr, int type)
1283 {
1284 void __iomem *ioaddr = tp->mmio_addr;
1285
1286 RTL_W32(ERIAR, ERIAR_READ_CMD | type | ERIAR_MASK_1111 | addr);
1287
1288 return rtl_udelay_loop_wait_high(tp, &rtl_eriar_cond, 100, 100) ?
1289 RTL_R32(ERIDR) : ~0;
1290 }
1291
1292 static void rtl_w1w0_eri(struct rtl8169_private *tp, int addr, u32 mask, u32 p,
1293 u32 m, int type)
1294 {
1295 u32 val;
1296
1297 val = rtl_eri_read(tp, addr, type);
1298 rtl_eri_write(tp, addr, mask, (val & ~m) | p, type);
1299 }
1300
1301 struct exgmac_reg {
1302 u16 addr;
1303 u16 mask;
1304 u32 val;
1305 };
1306
1307 static void rtl_write_exgmac_batch(struct rtl8169_private *tp,
1308 const struct exgmac_reg *r, int len)
1309 {
1310 while (len-- > 0) {
1311 rtl_eri_write(tp, r->addr, r->mask, r->val, ERIAR_EXGMAC);
1312 r++;
1313 }
1314 }
1315
1316 DECLARE_RTL_COND(rtl_efusear_cond)
1317 {
1318 void __iomem *ioaddr = tp->mmio_addr;
1319
1320 return RTL_R32(EFUSEAR) & EFUSEAR_FLAG;
1321 }
1322
1323 static u8 rtl8168d_efuse_read(struct rtl8169_private *tp, int reg_addr)
1324 {
1325 void __iomem *ioaddr = tp->mmio_addr;
1326
1327 RTL_W32(EFUSEAR, (reg_addr & EFUSEAR_REG_MASK) << EFUSEAR_REG_SHIFT);
1328
1329 return rtl_udelay_loop_wait_high(tp, &rtl_efusear_cond, 100, 300) ?
1330 RTL_R32(EFUSEAR) & EFUSEAR_DATA_MASK : ~0;
1331 }
1332
1333 static u16 rtl_get_events(struct rtl8169_private *tp)
1334 {
1335 void __iomem *ioaddr = tp->mmio_addr;
1336
1337 return RTL_R16(IntrStatus);
1338 }
1339
1340 static void rtl_ack_events(struct rtl8169_private *tp, u16 bits)
1341 {
1342 void __iomem *ioaddr = tp->mmio_addr;
1343
1344 RTL_W16(IntrStatus, bits);
1345 mmiowb();
1346 }
1347
1348 static void rtl_irq_disable(struct rtl8169_private *tp)
1349 {
1350 void __iomem *ioaddr = tp->mmio_addr;
1351
1352 RTL_W16(IntrMask, 0);
1353 mmiowb();
1354 }
1355
1356 static void rtl_irq_enable(struct rtl8169_private *tp, u16 bits)
1357 {
1358 void __iomem *ioaddr = tp->mmio_addr;
1359
1360 RTL_W16(IntrMask, bits);
1361 }
1362
1363 #define RTL_EVENT_NAPI_RX (RxOK | RxErr)
1364 #define RTL_EVENT_NAPI_TX (TxOK | TxErr)
1365 #define RTL_EVENT_NAPI (RTL_EVENT_NAPI_RX | RTL_EVENT_NAPI_TX)
1366
1367 static void rtl_irq_enable_all(struct rtl8169_private *tp)
1368 {
1369 rtl_irq_enable(tp, RTL_EVENT_NAPI | tp->event_slow);
1370 }
1371
1372 static void rtl8169_irq_mask_and_ack(struct rtl8169_private *tp)
1373 {
1374 void __iomem *ioaddr = tp->mmio_addr;
1375
1376 rtl_irq_disable(tp);
1377 rtl_ack_events(tp, RTL_EVENT_NAPI | tp->event_slow);
1378 RTL_R8(ChipCmd);
1379 }
1380
1381 static unsigned int rtl8169_tbi_reset_pending(struct rtl8169_private *tp)
1382 {
1383 void __iomem *ioaddr = tp->mmio_addr;
1384
1385 return RTL_R32(TBICSR) & TBIReset;
1386 }
1387
1388 static unsigned int rtl8169_xmii_reset_pending(struct rtl8169_private *tp)
1389 {
1390 return rtl_readphy(tp, MII_BMCR) & BMCR_RESET;
1391 }
1392
1393 static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr)
1394 {
1395 return RTL_R32(TBICSR) & TBILinkOk;
1396 }
1397
1398 static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr)
1399 {
1400 return RTL_R8(PHYstatus) & LinkStatus;
1401 }
1402
1403 static void rtl8169_tbi_reset_enable(struct rtl8169_private *tp)
1404 {
1405 void __iomem *ioaddr = tp->mmio_addr;
1406
1407 RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset);
1408 }
1409
1410 static void rtl8169_xmii_reset_enable(struct rtl8169_private *tp)
1411 {
1412 unsigned int val;
1413
1414 val = rtl_readphy(tp, MII_BMCR) | BMCR_RESET;
1415 rtl_writephy(tp, MII_BMCR, val & 0xffff);
1416 }
1417
1418 static void rtl_link_chg_patch(struct rtl8169_private *tp)
1419 {
1420 void __iomem *ioaddr = tp->mmio_addr;
1421 struct net_device *dev = tp->dev;
1422
1423 if (!netif_running(dev))
1424 return;
1425
1426 if (tp->mac_version == RTL_GIGA_MAC_VER_34 ||
1427 tp->mac_version == RTL_GIGA_MAC_VER_38) {
1428 if (RTL_R8(PHYstatus) & _1000bpsF) {
1429 rtl_eri_write(tp, 0x1bc, ERIAR_MASK_1111, 0x00000011,
1430 ERIAR_EXGMAC);
1431 rtl_eri_write(tp, 0x1dc, ERIAR_MASK_1111, 0x00000005,
1432 ERIAR_EXGMAC);
1433 } else if (RTL_R8(PHYstatus) & _100bps) {
1434 rtl_eri_write(tp, 0x1bc, ERIAR_MASK_1111, 0x0000001f,
1435 ERIAR_EXGMAC);
1436 rtl_eri_write(tp, 0x1dc, ERIAR_MASK_1111, 0x00000005,
1437 ERIAR_EXGMAC);
1438 } else {
1439 rtl_eri_write(tp, 0x1bc, ERIAR_MASK_1111, 0x0000001f,
1440 ERIAR_EXGMAC);
1441 rtl_eri_write(tp, 0x1dc, ERIAR_MASK_1111, 0x0000003f,
1442 ERIAR_EXGMAC);
1443 }
1444 /* Reset packet filter */
1445 rtl_w1w0_eri(tp, 0xdc, ERIAR_MASK_0001, 0x00, 0x01,
1446 ERIAR_EXGMAC);
1447 rtl_w1w0_eri(tp, 0xdc, ERIAR_MASK_0001, 0x01, 0x00,
1448 ERIAR_EXGMAC);
1449 } else if (tp->mac_version == RTL_GIGA_MAC_VER_35 ||
1450 tp->mac_version == RTL_GIGA_MAC_VER_36) {
1451 if (RTL_R8(PHYstatus) & _1000bpsF) {
1452 rtl_eri_write(tp, 0x1bc, ERIAR_MASK_1111, 0x00000011,
1453 ERIAR_EXGMAC);
1454 rtl_eri_write(tp, 0x1dc, ERIAR_MASK_1111, 0x00000005,
1455 ERIAR_EXGMAC);
1456 } else {
1457 rtl_eri_write(tp, 0x1bc, ERIAR_MASK_1111, 0x0000001f,
1458 ERIAR_EXGMAC);
1459 rtl_eri_write(tp, 0x1dc, ERIAR_MASK_1111, 0x0000003f,
1460 ERIAR_EXGMAC);
1461 }
1462 } else if (tp->mac_version == RTL_GIGA_MAC_VER_37) {
1463 if (RTL_R8(PHYstatus) & _10bps) {
1464 rtl_eri_write(tp, 0x1d0, ERIAR_MASK_0011, 0x4d02,
1465 ERIAR_EXGMAC);
1466 rtl_eri_write(tp, 0x1dc, ERIAR_MASK_0011, 0x0060,
1467 ERIAR_EXGMAC);
1468 } else {
1469 rtl_eri_write(tp, 0x1d0, ERIAR_MASK_0011, 0x0000,
1470 ERIAR_EXGMAC);
1471 }
1472 }
1473 }
1474
1475 static void __rtl8169_check_link_status(struct net_device *dev,
1476 struct rtl8169_private *tp,
1477 void __iomem *ioaddr, bool pm)
1478 {
1479 if (tp->link_ok(ioaddr)) {
1480 rtl_link_chg_patch(tp);
1481 /* This is to cancel a scheduled suspend if there's one. */
1482 if (pm)
1483 pm_request_resume(&tp->pci_dev->dev);
1484 netif_carrier_on(dev);
1485 if (net_ratelimit())
1486 netif_info(tp, ifup, dev, "link up\n");
1487 } else {
1488 netif_carrier_off(dev);
1489 netif_info(tp, ifdown, dev, "link down\n");
1490 if (pm)
1491 pm_schedule_suspend(&tp->pci_dev->dev, 5000);
1492 }
1493 }
1494
1495 static void rtl8169_check_link_status(struct net_device *dev,
1496 struct rtl8169_private *tp,
1497 void __iomem *ioaddr)
1498 {
1499 __rtl8169_check_link_status(dev, tp, ioaddr, false);
1500 }
1501
1502 #define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
1503
1504 static u32 __rtl8169_get_wol(struct rtl8169_private *tp)
1505 {
1506 void __iomem *ioaddr = tp->mmio_addr;
1507 u8 options;
1508 u32 wolopts = 0;
1509
1510 options = RTL_R8(Config1);
1511 if (!(options & PMEnable))
1512 return 0;
1513
1514 options = RTL_R8(Config3);
1515 if (options & LinkUp)
1516 wolopts |= WAKE_PHY;
1517 if (options & MagicPacket)
1518 wolopts |= WAKE_MAGIC;
1519
1520 options = RTL_R8(Config5);
1521 if (options & UWF)
1522 wolopts |= WAKE_UCAST;
1523 if (options & BWF)
1524 wolopts |= WAKE_BCAST;
1525 if (options & MWF)
1526 wolopts |= WAKE_MCAST;
1527
1528 return wolopts;
1529 }
1530
1531 static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
1532 {
1533 struct rtl8169_private *tp = netdev_priv(dev);
1534
1535 rtl_lock_work(tp);
1536
1537 wol->supported = WAKE_ANY;
1538 wol->wolopts = __rtl8169_get_wol(tp);
1539
1540 rtl_unlock_work(tp);
1541 }
1542
1543 static void __rtl8169_set_wol(struct rtl8169_private *tp, u32 wolopts)
1544 {
1545 void __iomem *ioaddr = tp->mmio_addr;
1546 unsigned int i;
1547 static const struct {
1548 u32 opt;
1549 u16 reg;
1550 u8 mask;
1551 } cfg[] = {
1552 { WAKE_PHY, Config3, LinkUp },
1553 { WAKE_MAGIC, Config3, MagicPacket },
1554 { WAKE_UCAST, Config5, UWF },
1555 { WAKE_BCAST, Config5, BWF },
1556 { WAKE_MCAST, Config5, MWF },
1557 { WAKE_ANY, Config5, LanWake }
1558 };
1559 u8 options;
1560
1561 RTL_W8(Cfg9346, Cfg9346_Unlock);
1562
1563 for (i = 0; i < ARRAY_SIZE(cfg); i++) {
1564 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask;
1565 if (wolopts & cfg[i].opt)
1566 options |= cfg[i].mask;
1567 RTL_W8(cfg[i].reg, options);
1568 }
1569
1570 switch (tp->mac_version) {
1571 case RTL_GIGA_MAC_VER_01 ... RTL_GIGA_MAC_VER_17:
1572 options = RTL_R8(Config1) & ~PMEnable;
1573 if (wolopts)
1574 options |= PMEnable;
1575 RTL_W8(Config1, options);
1576 break;
1577 default:
1578 options = RTL_R8(Config2) & ~PME_SIGNAL;
1579 if (wolopts)
1580 options |= PME_SIGNAL;
1581 RTL_W8(Config2, options);
1582 break;
1583 }
1584
1585 RTL_W8(Cfg9346, Cfg9346_Lock);
1586 }
1587
1588 static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
1589 {
1590 struct rtl8169_private *tp = netdev_priv(dev);
1591
1592 rtl_lock_work(tp);
1593
1594 if (wol->wolopts)
1595 tp->features |= RTL_FEATURE_WOL;
1596 else
1597 tp->features &= ~RTL_FEATURE_WOL;
1598 __rtl8169_set_wol(tp, wol->wolopts);
1599
1600 rtl_unlock_work(tp);
1601
1602 device_set_wakeup_enable(&tp->pci_dev->dev, wol->wolopts);
1603
1604 return 0;
1605 }
1606
1607 static const char *rtl_lookup_firmware_name(struct rtl8169_private *tp)
1608 {
1609 return rtl_chip_infos[tp->mac_version].fw_name;
1610 }
1611
1612 static void rtl8169_get_drvinfo(struct net_device *dev,
1613 struct ethtool_drvinfo *info)
1614 {
1615 struct rtl8169_private *tp = netdev_priv(dev);
1616 struct rtl_fw *rtl_fw = tp->rtl_fw;
1617
1618 strlcpy(info->driver, MODULENAME, sizeof(info->driver));
1619 strlcpy(info->version, RTL8169_VERSION, sizeof(info->version));
1620 strlcpy(info->bus_info, pci_name(tp->pci_dev), sizeof(info->bus_info));
1621 BUILD_BUG_ON(sizeof(info->fw_version) < sizeof(rtl_fw->version));
1622 if (!IS_ERR_OR_NULL(rtl_fw))
1623 strlcpy(info->fw_version, rtl_fw->version,
1624 sizeof(info->fw_version));
1625 }
1626
1627 static int rtl8169_get_regs_len(struct net_device *dev)
1628 {
1629 return R8169_REGS_SIZE;
1630 }
1631
1632 static int rtl8169_set_speed_tbi(struct net_device *dev,
1633 u8 autoneg, u16 speed, u8 duplex, u32 ignored)
1634 {
1635 struct rtl8169_private *tp = netdev_priv(dev);
1636 void __iomem *ioaddr = tp->mmio_addr;
1637 int ret = 0;
1638 u32 reg;
1639
1640 reg = RTL_R32(TBICSR);
1641 if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) &&
1642 (duplex == DUPLEX_FULL)) {
1643 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart));
1644 } else if (autoneg == AUTONEG_ENABLE)
1645 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart);
1646 else {
1647 netif_warn(tp, link, dev,
1648 "incorrect speed setting refused in TBI mode\n");
1649 ret = -EOPNOTSUPP;
1650 }
1651
1652 return ret;
1653 }
1654
1655 static int rtl8169_set_speed_xmii(struct net_device *dev,
1656 u8 autoneg, u16 speed, u8 duplex, u32 adv)
1657 {
1658 struct rtl8169_private *tp = netdev_priv(dev);
1659 int giga_ctrl, bmcr;
1660 int rc = -EINVAL;
1661
1662 rtl_writephy(tp, 0x1f, 0x0000);
1663
1664 if (autoneg == AUTONEG_ENABLE) {
1665 int auto_nego;
1666
1667 auto_nego = rtl_readphy(tp, MII_ADVERTISE);
1668 auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL |
1669 ADVERTISE_100HALF | ADVERTISE_100FULL);
1670
1671 if (adv & ADVERTISED_10baseT_Half)
1672 auto_nego |= ADVERTISE_10HALF;
1673 if (adv & ADVERTISED_10baseT_Full)
1674 auto_nego |= ADVERTISE_10FULL;
1675 if (adv & ADVERTISED_100baseT_Half)
1676 auto_nego |= ADVERTISE_100HALF;
1677 if (adv & ADVERTISED_100baseT_Full)
1678 auto_nego |= ADVERTISE_100FULL;
1679
1680 auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
1681
1682 giga_ctrl = rtl_readphy(tp, MII_CTRL1000);
1683 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
1684
1685 /* The 8100e/8101e/8102e do Fast Ethernet only. */
1686 if (tp->mii.supports_gmii) {
1687 if (adv & ADVERTISED_1000baseT_Half)
1688 giga_ctrl |= ADVERTISE_1000HALF;
1689 if (adv & ADVERTISED_1000baseT_Full)
1690 giga_ctrl |= ADVERTISE_1000FULL;
1691 } else if (adv & (ADVERTISED_1000baseT_Half |
1692 ADVERTISED_1000baseT_Full)) {
1693 netif_info(tp, link, dev,
1694 "PHY does not support 1000Mbps\n");
1695 goto out;
1696 }
1697
1698 bmcr = BMCR_ANENABLE | BMCR_ANRESTART;
1699
1700 rtl_writephy(tp, MII_ADVERTISE, auto_nego);
1701 rtl_writephy(tp, MII_CTRL1000, giga_ctrl);
1702 } else {
1703 giga_ctrl = 0;
1704
1705 if (speed == SPEED_10)
1706 bmcr = 0;
1707 else if (speed == SPEED_100)
1708 bmcr = BMCR_SPEED100;
1709 else
1710 goto out;
1711
1712 if (duplex == DUPLEX_FULL)
1713 bmcr |= BMCR_FULLDPLX;
1714 }
1715
1716 rtl_writephy(tp, MII_BMCR, bmcr);
1717
1718 if (tp->mac_version == RTL_GIGA_MAC_VER_02 ||
1719 tp->mac_version == RTL_GIGA_MAC_VER_03) {
1720 if ((speed == SPEED_100) && (autoneg != AUTONEG_ENABLE)) {
1721 rtl_writephy(tp, 0x17, 0x2138);
1722 rtl_writephy(tp, 0x0e, 0x0260);
1723 } else {
1724 rtl_writephy(tp, 0x17, 0x2108);
1725 rtl_writephy(tp, 0x0e, 0x0000);
1726 }
1727 }
1728
1729 rc = 0;
1730 out:
1731 return rc;
1732 }
1733
1734 static int rtl8169_set_speed(struct net_device *dev,
1735 u8 autoneg, u16 speed, u8 duplex, u32 advertising)
1736 {
1737 struct rtl8169_private *tp = netdev_priv(dev);
1738 int ret;
1739
1740 ret = tp->set_speed(dev, autoneg, speed, duplex, advertising);
1741 if (ret < 0)
1742 goto out;
1743
1744 if (netif_running(dev) && (autoneg == AUTONEG_ENABLE) &&
1745 (advertising & ADVERTISED_1000baseT_Full)) {
1746 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT);
1747 }
1748 out:
1749 return ret;
1750 }
1751
1752 static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1753 {
1754 struct rtl8169_private *tp = netdev_priv(dev);
1755 int ret;
1756
1757 del_timer_sync(&tp->timer);
1758
1759 rtl_lock_work(tp);
1760 ret = rtl8169_set_speed(dev, cmd->autoneg, ethtool_cmd_speed(cmd),
1761 cmd->duplex, cmd->advertising);
1762 rtl_unlock_work(tp);
1763
1764 return ret;
1765 }
1766
1767 static netdev_features_t rtl8169_fix_features(struct net_device *dev,
1768 netdev_features_t features)
1769 {
1770 struct rtl8169_private *tp = netdev_priv(dev);
1771
1772 if (dev->mtu > TD_MSS_MAX)
1773 features &= ~NETIF_F_ALL_TSO;
1774
1775 if (dev->mtu > JUMBO_1K &&
1776 !rtl_chip_infos[tp->mac_version].jumbo_tx_csum)
1777 features &= ~NETIF_F_IP_CSUM;
1778
1779 return features;
1780 }
1781
1782 static void __rtl8169_set_features(struct net_device *dev,
1783 netdev_features_t features)
1784 {
1785 struct rtl8169_private *tp = netdev_priv(dev);
1786 netdev_features_t changed = features ^ dev->features;
1787 void __iomem *ioaddr = tp->mmio_addr;
1788
1789 if (!(changed & (NETIF_F_RXALL | NETIF_F_RXCSUM |
1790 NETIF_F_HW_VLAN_CTAG_RX)))
1791 return;
1792
1793 if (changed & (NETIF_F_RXCSUM | NETIF_F_HW_VLAN_CTAG_RX)) {
1794 if (features & NETIF_F_RXCSUM)
1795 tp->cp_cmd |= RxChkSum;
1796 else
1797 tp->cp_cmd &= ~RxChkSum;
1798
1799 if (dev->features & NETIF_F_HW_VLAN_CTAG_RX)
1800 tp->cp_cmd |= RxVlan;
1801 else
1802 tp->cp_cmd &= ~RxVlan;
1803
1804 RTL_W16(CPlusCmd, tp->cp_cmd);
1805 RTL_R16(CPlusCmd);
1806 }
1807 if (changed & NETIF_F_RXALL) {
1808 int tmp = (RTL_R32(RxConfig) & ~(AcceptErr | AcceptRunt));
1809 if (features & NETIF_F_RXALL)
1810 tmp |= (AcceptErr | AcceptRunt);
1811 RTL_W32(RxConfig, tmp);
1812 }
1813 }
1814
1815 static int rtl8169_set_features(struct net_device *dev,
1816 netdev_features_t features)
1817 {
1818 struct rtl8169_private *tp = netdev_priv(dev);
1819
1820 rtl_lock_work(tp);
1821 __rtl8169_set_features(dev, features);
1822 rtl_unlock_work(tp);
1823
1824 return 0;
1825 }
1826
1827
1828 static inline u32 rtl8169_tx_vlan_tag(struct sk_buff *skb)
1829 {
1830 return (vlan_tx_tag_present(skb)) ?
1831 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00;
1832 }
1833
1834 static void rtl8169_rx_vlan_tag(struct RxDesc *desc, struct sk_buff *skb)
1835 {
1836 u32 opts2 = le32_to_cpu(desc->opts2);
1837
1838 if (opts2 & RxVlanTag)
1839 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), swab16(opts2 & 0xffff));
1840 }
1841
1842 static int rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd)
1843 {
1844 struct rtl8169_private *tp = netdev_priv(dev);
1845 void __iomem *ioaddr = tp->mmio_addr;
1846 u32 status;
1847
1848 cmd->supported =
1849 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE;
1850 cmd->port = PORT_FIBRE;
1851 cmd->transceiver = XCVR_INTERNAL;
1852
1853 status = RTL_R32(TBICSR);
1854 cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0;
1855 cmd->autoneg = !!(status & TBINwEnable);
1856
1857 ethtool_cmd_speed_set(cmd, SPEED_1000);
1858 cmd->duplex = DUPLEX_FULL; /* Always set */
1859
1860 return 0;
1861 }
1862
1863 static int rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd)
1864 {
1865 struct rtl8169_private *tp = netdev_priv(dev);
1866
1867 return mii_ethtool_gset(&tp->mii, cmd);
1868 }
1869
1870 static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1871 {
1872 struct rtl8169_private *tp = netdev_priv(dev);
1873 int rc;
1874
1875 rtl_lock_work(tp);
1876 rc = tp->get_settings(dev, cmd);
1877 rtl_unlock_work(tp);
1878
1879 return rc;
1880 }
1881
1882 static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs,
1883 void *p)
1884 {
1885 struct rtl8169_private *tp = netdev_priv(dev);
1886 u32 __iomem *data = tp->mmio_addr;
1887 u32 *dw = p;
1888 int i;
1889
1890 rtl_lock_work(tp);
1891 for (i = 0; i < R8169_REGS_SIZE; i += 4)
1892 memcpy_fromio(dw++, data++, 4);
1893 rtl_unlock_work(tp);
1894 }
1895
1896 static u32 rtl8169_get_msglevel(struct net_device *dev)
1897 {
1898 struct rtl8169_private *tp = netdev_priv(dev);
1899
1900 return tp->msg_enable;
1901 }
1902
1903 static void rtl8169_set_msglevel(struct net_device *dev, u32 value)
1904 {
1905 struct rtl8169_private *tp = netdev_priv(dev);
1906
1907 tp->msg_enable = value;
1908 }
1909
1910 static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
1911 "tx_packets",
1912 "rx_packets",
1913 "tx_errors",
1914 "rx_errors",
1915 "rx_missed",
1916 "align_errors",
1917 "tx_single_collisions",
1918 "tx_multi_collisions",
1919 "unicast",
1920 "broadcast",
1921 "multicast",
1922 "tx_aborted",
1923 "tx_underrun",
1924 };
1925
1926 static int rtl8169_get_sset_count(struct net_device *dev, int sset)
1927 {
1928 switch (sset) {
1929 case ETH_SS_STATS:
1930 return ARRAY_SIZE(rtl8169_gstrings);
1931 default:
1932 return -EOPNOTSUPP;
1933 }
1934 }
1935
1936 DECLARE_RTL_COND(rtl_counters_cond)
1937 {
1938 void __iomem *ioaddr = tp->mmio_addr;
1939
1940 return RTL_R32(CounterAddrLow) & CounterDump;
1941 }
1942
1943 static void rtl8169_update_counters(struct net_device *dev)
1944 {
1945 struct rtl8169_private *tp = netdev_priv(dev);
1946 void __iomem *ioaddr = tp->mmio_addr;
1947 struct device *d = &tp->pci_dev->dev;
1948 struct rtl8169_counters *counters;
1949 dma_addr_t paddr;
1950 u32 cmd;
1951
1952 /*
1953 * Some chips are unable to dump tally counters when the receiver
1954 * is disabled.
1955 */
1956 if ((RTL_R8(ChipCmd) & CmdRxEnb) == 0)
1957 return;
1958
1959 counters = dma_alloc_coherent(d, sizeof(*counters), &paddr, GFP_KERNEL);
1960 if (!counters)
1961 return;
1962
1963 RTL_W32(CounterAddrHigh, (u64)paddr >> 32);
1964 cmd = (u64)paddr & DMA_BIT_MASK(32);
1965 RTL_W32(CounterAddrLow, cmd);
1966 RTL_W32(CounterAddrLow, cmd | CounterDump);
1967
1968 if (rtl_udelay_loop_wait_low(tp, &rtl_counters_cond, 10, 1000))
1969 memcpy(&tp->counters, counters, sizeof(*counters));
1970
1971 RTL_W32(CounterAddrLow, 0);
1972 RTL_W32(CounterAddrHigh, 0);
1973
1974 dma_free_coherent(d, sizeof(*counters), counters, paddr);
1975 }
1976
1977 static void rtl8169_get_ethtool_stats(struct net_device *dev,
1978 struct ethtool_stats *stats, u64 *data)
1979 {
1980 struct rtl8169_private *tp = netdev_priv(dev);
1981
1982 ASSERT_RTNL();
1983
1984 rtl8169_update_counters(dev);
1985
1986 data[0] = le64_to_cpu(tp->counters.tx_packets);
1987 data[1] = le64_to_cpu(tp->counters.rx_packets);
1988 data[2] = le64_to_cpu(tp->counters.tx_errors);
1989 data[3] = le32_to_cpu(tp->counters.rx_errors);
1990 data[4] = le16_to_cpu(tp->counters.rx_missed);
1991 data[5] = le16_to_cpu(tp->counters.align_errors);
1992 data[6] = le32_to_cpu(tp->counters.tx_one_collision);
1993 data[7] = le32_to_cpu(tp->counters.tx_multi_collision);
1994 data[8] = le64_to_cpu(tp->counters.rx_unicast);
1995 data[9] = le64_to_cpu(tp->counters.rx_broadcast);
1996 data[10] = le32_to_cpu(tp->counters.rx_multicast);
1997 data[11] = le16_to_cpu(tp->counters.tx_aborted);
1998 data[12] = le16_to_cpu(tp->counters.tx_underun);
1999 }
2000
2001 static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data)
2002 {
2003 switch(stringset) {
2004 case ETH_SS_STATS:
2005 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings));
2006 break;
2007 }
2008 }
2009
2010 static const struct ethtool_ops rtl8169_ethtool_ops = {
2011 .get_drvinfo = rtl8169_get_drvinfo,
2012 .get_regs_len = rtl8169_get_regs_len,
2013 .get_link = ethtool_op_get_link,
2014 .get_settings = rtl8169_get_settings,
2015 .set_settings = rtl8169_set_settings,
2016 .get_msglevel = rtl8169_get_msglevel,
2017 .set_msglevel = rtl8169_set_msglevel,
2018 .get_regs = rtl8169_get_regs,
2019 .get_wol = rtl8169_get_wol,
2020 .set_wol = rtl8169_set_wol,
2021 .get_strings = rtl8169_get_strings,
2022 .get_sset_count = rtl8169_get_sset_count,
2023 .get_ethtool_stats = rtl8169_get_ethtool_stats,
2024 .get_ts_info = ethtool_op_get_ts_info,
2025 };
2026
2027 static void rtl8169_get_mac_version(struct rtl8169_private *tp,
2028 struct net_device *dev, u8 default_version)
2029 {
2030 void __iomem *ioaddr = tp->mmio_addr;
2031 /*
2032 * The driver currently handles the 8168Bf and the 8168Be identically
2033 * but they can be identified more specifically through the test below
2034 * if needed:
2035 *
2036 * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be
2037 *
2038 * Same thing for the 8101Eb and the 8101Ec:
2039 *
2040 * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec
2041 */
2042 static const struct rtl_mac_info {
2043 u32 mask;
2044 u32 val;
2045 int mac_version;
2046 } mac_info[] = {
2047 /* 8168G family. */
2048 { 0x7cf00000, 0x5c800000, RTL_GIGA_MAC_VER_44 },
2049 { 0x7cf00000, 0x50900000, RTL_GIGA_MAC_VER_42 },
2050 { 0x7cf00000, 0x4c100000, RTL_GIGA_MAC_VER_41 },
2051 { 0x7cf00000, 0x4c000000, RTL_GIGA_MAC_VER_40 },
2052
2053 /* 8168F family. */
2054 { 0x7c800000, 0x48800000, RTL_GIGA_MAC_VER_38 },
2055 { 0x7cf00000, 0x48100000, RTL_GIGA_MAC_VER_36 },
2056 { 0x7cf00000, 0x48000000, RTL_GIGA_MAC_VER_35 },
2057
2058 /* 8168E family. */
2059 { 0x7c800000, 0x2c800000, RTL_GIGA_MAC_VER_34 },
2060 { 0x7cf00000, 0x2c200000, RTL_GIGA_MAC_VER_33 },
2061 { 0x7cf00000, 0x2c100000, RTL_GIGA_MAC_VER_32 },
2062 { 0x7c800000, 0x2c000000, RTL_GIGA_MAC_VER_33 },
2063
2064 /* 8168D family. */
2065 { 0x7cf00000, 0x28300000, RTL_GIGA_MAC_VER_26 },
2066 { 0x7cf00000, 0x28100000, RTL_GIGA_MAC_VER_25 },
2067 { 0x7c800000, 0x28000000, RTL_GIGA_MAC_VER_26 },
2068
2069 /* 8168DP family. */
2070 { 0x7cf00000, 0x28800000, RTL_GIGA_MAC_VER_27 },
2071 { 0x7cf00000, 0x28a00000, RTL_GIGA_MAC_VER_28 },
2072 { 0x7cf00000, 0x28b00000, RTL_GIGA_MAC_VER_31 },
2073
2074 /* 8168C family. */
2075 { 0x7cf00000, 0x3cb00000, RTL_GIGA_MAC_VER_24 },
2076 { 0x7cf00000, 0x3c900000, RTL_GIGA_MAC_VER_23 },
2077 { 0x7cf00000, 0x3c800000, RTL_GIGA_MAC_VER_18 },
2078 { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_24 },
2079 { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 },
2080 { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 },
2081 { 0x7cf00000, 0x3c300000, RTL_GIGA_MAC_VER_21 },
2082 { 0x7cf00000, 0x3c400000, RTL_GIGA_MAC_VER_22 },
2083 { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_22 },
2084
2085 /* 8168B family. */
2086 { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 },
2087 { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 },
2088 { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 },
2089 { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 },
2090
2091 /* 8101 family. */
2092 { 0x7cf00000, 0x44900000, RTL_GIGA_MAC_VER_39 },
2093 { 0x7c800000, 0x44800000, RTL_GIGA_MAC_VER_39 },
2094 { 0x7c800000, 0x44000000, RTL_GIGA_MAC_VER_37 },
2095 { 0x7cf00000, 0x40b00000, RTL_GIGA_MAC_VER_30 },
2096 { 0x7cf00000, 0x40a00000, RTL_GIGA_MAC_VER_30 },
2097 { 0x7cf00000, 0x40900000, RTL_GIGA_MAC_VER_29 },
2098 { 0x7c800000, 0x40800000, RTL_GIGA_MAC_VER_30 },
2099 { 0x7cf00000, 0x34a00000, RTL_GIGA_MAC_VER_09 },
2100 { 0x7cf00000, 0x24a00000, RTL_GIGA_MAC_VER_09 },
2101 { 0x7cf00000, 0x34900000, RTL_GIGA_MAC_VER_08 },
2102 { 0x7cf00000, 0x24900000, RTL_GIGA_MAC_VER_08 },
2103 { 0x7cf00000, 0x34800000, RTL_GIGA_MAC_VER_07 },
2104 { 0x7cf00000, 0x24800000, RTL_GIGA_MAC_VER_07 },
2105 { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 },
2106 { 0x7cf00000, 0x34300000, RTL_GIGA_MAC_VER_10 },
2107 { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 },
2108 { 0x7c800000, 0x34800000, RTL_GIGA_MAC_VER_09 },
2109 { 0x7c800000, 0x24800000, RTL_GIGA_MAC_VER_09 },
2110 { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 },
2111 /* FIXME: where did these entries come from ? -- FR */
2112 { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 },
2113 { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 },
2114
2115 /* 8110 family. */
2116 { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 },
2117 { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 },
2118 { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 },
2119 { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 },
2120 { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 },
2121 { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 },
2122
2123 /* Catch-all */
2124 { 0x00000000, 0x00000000, RTL_GIGA_MAC_NONE }
2125 };
2126 const struct rtl_mac_info *p = mac_info;
2127 u32 reg;
2128
2129 reg = RTL_R32(TxConfig);
2130 while ((reg & p->mask) != p->val)
2131 p++;
2132 tp->mac_version = p->mac_version;
2133
2134 if (tp->mac_version == RTL_GIGA_MAC_NONE) {
2135 netif_notice(tp, probe, dev,
2136 "unknown MAC, using family default\n");
2137 tp->mac_version = default_version;
2138 } else if (tp->mac_version == RTL_GIGA_MAC_VER_42) {
2139 tp->mac_version = tp->mii.supports_gmii ?
2140 RTL_GIGA_MAC_VER_42 :
2141 RTL_GIGA_MAC_VER_43;
2142 }
2143 }
2144
2145 static void rtl8169_print_mac_version(struct rtl8169_private *tp)
2146 {
2147 dprintk("mac_version = 0x%02x\n", tp->mac_version);
2148 }
2149
2150 struct phy_reg {
2151 u16 reg;
2152 u16 val;
2153 };
2154
2155 static void rtl_writephy_batch(struct rtl8169_private *tp,
2156 const struct phy_reg *regs, int len)
2157 {
2158 while (len-- > 0) {
2159 rtl_writephy(tp, regs->reg, regs->val);
2160 regs++;
2161 }
2162 }
2163
2164 #define PHY_READ 0x00000000
2165 #define PHY_DATA_OR 0x10000000
2166 #define PHY_DATA_AND 0x20000000
2167 #define PHY_BJMPN 0x30000000
2168 #define PHY_MDIO_CHG 0x40000000
2169 #define PHY_CLEAR_READCOUNT 0x70000000
2170 #define PHY_WRITE 0x80000000
2171 #define PHY_READCOUNT_EQ_SKIP 0x90000000
2172 #define PHY_COMP_EQ_SKIPN 0xa0000000
2173 #define PHY_COMP_NEQ_SKIPN 0xb0000000
2174 #define PHY_WRITE_PREVIOUS 0xc0000000
2175 #define PHY_SKIPN 0xd0000000
2176 #define PHY_DELAY_MS 0xe0000000
2177
2178 struct fw_info {
2179 u32 magic;
2180 char version[RTL_VER_SIZE];
2181 __le32 fw_start;
2182 __le32 fw_len;
2183 u8 chksum;
2184 } __packed;
2185
2186 #define FW_OPCODE_SIZE sizeof(typeof(*((struct rtl_fw_phy_action *)0)->code))
2187
2188 static bool rtl_fw_format_ok(struct rtl8169_private *tp, struct rtl_fw *rtl_fw)
2189 {
2190 const struct firmware *fw = rtl_fw->fw;
2191 struct fw_info *fw_info = (struct fw_info *)fw->data;
2192 struct rtl_fw_phy_action *pa = &rtl_fw->phy_action;
2193 char *version = rtl_fw->version;
2194 bool rc = false;
2195
2196 if (fw->size < FW_OPCODE_SIZE)
2197 goto out;
2198
2199 if (!fw_info->magic) {
2200 size_t i, size, start;
2201 u8 checksum = 0;
2202
2203 if (fw->size < sizeof(*fw_info))
2204 goto out;
2205
2206 for (i = 0; i < fw->size; i++)
2207 checksum += fw->data[i];
2208 if (checksum != 0)
2209 goto out;
2210
2211 start = le32_to_cpu(fw_info->fw_start);
2212 if (start > fw->size)
2213 goto out;
2214
2215 size = le32_to_cpu(fw_info->fw_len);
2216 if (size > (fw->size - start) / FW_OPCODE_SIZE)
2217 goto out;
2218
2219 memcpy(version, fw_info->version, RTL_VER_SIZE);
2220
2221 pa->code = (__le32 *)(fw->data + start);
2222 pa->size = size;
2223 } else {
2224 if (fw->size % FW_OPCODE_SIZE)
2225 goto out;
2226
2227 strlcpy(version, rtl_lookup_firmware_name(tp), RTL_VER_SIZE);
2228
2229 pa->code = (__le32 *)fw->data;
2230 pa->size = fw->size / FW_OPCODE_SIZE;
2231 }
2232 version[RTL_VER_SIZE - 1] = 0;
2233
2234 rc = true;
2235 out:
2236 return rc;
2237 }
2238
2239 static bool rtl_fw_data_ok(struct rtl8169_private *tp, struct net_device *dev,
2240 struct rtl_fw_phy_action *pa)
2241 {
2242 bool rc = false;
2243 size_t index;
2244
2245 for (index = 0; index < pa->size; index++) {
2246 u32 action = le32_to_cpu(pa->code[index]);
2247 u32 regno = (action & 0x0fff0000) >> 16;
2248
2249 switch(action & 0xf0000000) {
2250 case PHY_READ:
2251 case PHY_DATA_OR:
2252 case PHY_DATA_AND:
2253 case PHY_MDIO_CHG:
2254 case PHY_CLEAR_READCOUNT:
2255 case PHY_WRITE:
2256 case PHY_WRITE_PREVIOUS:
2257 case PHY_DELAY_MS:
2258 break;
2259
2260 case PHY_BJMPN:
2261 if (regno > index) {
2262 netif_err(tp, ifup, tp->dev,
2263 "Out of range of firmware\n");
2264 goto out;
2265 }
2266 break;
2267 case PHY_READCOUNT_EQ_SKIP:
2268 if (index + 2 >= pa->size) {
2269 netif_err(tp, ifup, tp->dev,
2270 "Out of range of firmware\n");
2271 goto out;
2272 }
2273 break;
2274 case PHY_COMP_EQ_SKIPN:
2275 case PHY_COMP_NEQ_SKIPN:
2276 case PHY_SKIPN:
2277 if (index + 1 + regno >= pa->size) {
2278 netif_err(tp, ifup, tp->dev,
2279 "Out of range of firmware\n");
2280 goto out;
2281 }
2282 break;
2283
2284 default:
2285 netif_err(tp, ifup, tp->dev,
2286 "Invalid action 0x%08x\n", action);
2287 goto out;
2288 }
2289 }
2290 rc = true;
2291 out:
2292 return rc;
2293 }
2294
2295 static int rtl_check_firmware(struct rtl8169_private *tp, struct rtl_fw *rtl_fw)
2296 {
2297 struct net_device *dev = tp->dev;
2298 int rc = -EINVAL;
2299
2300 if (!rtl_fw_format_ok(tp, rtl_fw)) {
2301 netif_err(tp, ifup, dev, "invalid firwmare\n");
2302 goto out;
2303 }
2304
2305 if (rtl_fw_data_ok(tp, dev, &rtl_fw->phy_action))
2306 rc = 0;
2307 out:
2308 return rc;
2309 }
2310
2311 static void rtl_phy_write_fw(struct rtl8169_private *tp, struct rtl_fw *rtl_fw)
2312 {
2313 struct rtl_fw_phy_action *pa = &rtl_fw->phy_action;
2314 struct mdio_ops org, *ops = &tp->mdio_ops;
2315 u32 predata, count;
2316 size_t index;
2317
2318 predata = count = 0;
2319 org.write = ops->write;
2320 org.read = ops->read;
2321
2322 for (index = 0; index < pa->size; ) {
2323 u32 action = le32_to_cpu(pa->code[index]);
2324 u32 data = action & 0x0000ffff;
2325 u32 regno = (action & 0x0fff0000) >> 16;
2326
2327 if (!action)
2328 break;
2329
2330 switch(action & 0xf0000000) {
2331 case PHY_READ:
2332 predata = rtl_readphy(tp, regno);
2333 count++;
2334 index++;
2335 break;
2336 case PHY_DATA_OR:
2337 predata |= data;
2338 index++;
2339 break;
2340 case PHY_DATA_AND:
2341 predata &= data;
2342 index++;
2343 break;
2344 case PHY_BJMPN:
2345 index -= regno;
2346 break;
2347 case PHY_MDIO_CHG:
2348 if (data == 0) {
2349 ops->write = org.write;
2350 ops->read = org.read;
2351 } else if (data == 1) {
2352 ops->write = mac_mcu_write;
2353 ops->read = mac_mcu_read;
2354 }
2355
2356 index++;
2357 break;
2358 case PHY_CLEAR_READCOUNT:
2359 count = 0;
2360 index++;
2361 break;
2362 case PHY_WRITE:
2363 rtl_writephy(tp, regno, data);
2364 index++;
2365 break;
2366 case PHY_READCOUNT_EQ_SKIP:
2367 index += (count == data) ? 2 : 1;
2368 break;
2369 case PHY_COMP_EQ_SKIPN:
2370 if (predata == data)
2371 index += regno;
2372 index++;
2373 break;
2374 case PHY_COMP_NEQ_SKIPN:
2375 if (predata != data)
2376 index += regno;
2377 index++;
2378 break;
2379 case PHY_WRITE_PREVIOUS:
2380 rtl_writephy(tp, regno, predata);
2381 index++;
2382 break;
2383 case PHY_SKIPN:
2384 index += regno + 1;
2385 break;
2386 case PHY_DELAY_MS:
2387 mdelay(data);
2388 index++;
2389 break;
2390
2391 default:
2392 BUG();
2393 }
2394 }
2395
2396 ops->write = org.write;
2397 ops->read = org.read;
2398 }
2399
2400 static void rtl_release_firmware(struct rtl8169_private *tp)
2401 {
2402 if (!IS_ERR_OR_NULL(tp->rtl_fw)) {
2403 release_firmware(tp->rtl_fw->fw);
2404 kfree(tp->rtl_fw);
2405 }
2406 tp->rtl_fw = RTL_FIRMWARE_UNKNOWN;
2407 }
2408
2409 static void rtl_apply_firmware(struct rtl8169_private *tp)
2410 {
2411 struct rtl_fw *rtl_fw = tp->rtl_fw;
2412
2413 /* TODO: release firmware once rtl_phy_write_fw signals failures. */
2414 if (!IS_ERR_OR_NULL(rtl_fw))
2415 rtl_phy_write_fw(tp, rtl_fw);
2416 }
2417
2418 static void rtl_apply_firmware_cond(struct rtl8169_private *tp, u8 reg, u16 val)
2419 {
2420 if (rtl_readphy(tp, reg) != val)
2421 netif_warn(tp, hw, tp->dev, "chipset not ready for firmware\n");
2422 else
2423 rtl_apply_firmware(tp);
2424 }
2425
2426 static void rtl8169s_hw_phy_config(struct rtl8169_private *tp)
2427 {
2428 static const struct phy_reg phy_reg_init[] = {
2429 { 0x1f, 0x0001 },
2430 { 0x06, 0x006e },
2431 { 0x08, 0x0708 },
2432 { 0x15, 0x4000 },
2433 { 0x18, 0x65c7 },
2434
2435 { 0x1f, 0x0001 },
2436 { 0x03, 0x00a1 },
2437 { 0x02, 0x0008 },
2438 { 0x01, 0x0120 },
2439 { 0x00, 0x1000 },
2440 { 0x04, 0x0800 },
2441 { 0x04, 0x0000 },
2442
2443 { 0x03, 0xff41 },
2444 { 0x02, 0xdf60 },
2445 { 0x01, 0x0140 },
2446 { 0x00, 0x0077 },
2447 { 0x04, 0x7800 },
2448 { 0x04, 0x7000 },
2449
2450 { 0x03, 0x802f },
2451 { 0x02, 0x4f02 },
2452 { 0x01, 0x0409 },
2453 { 0x00, 0xf0f9 },
2454 { 0x04, 0x9800 },
2455 { 0x04, 0x9000 },
2456
2457 { 0x03, 0xdf01 },
2458 { 0x02, 0xdf20 },
2459 { 0x01, 0xff95 },
2460 { 0x00, 0xba00 },
2461 { 0x04, 0xa800 },
2462 { 0x04, 0xa000 },
2463
2464 { 0x03, 0xff41 },
2465 { 0x02, 0xdf20 },
2466 { 0x01, 0x0140 },
2467 { 0x00, 0x00bb },
2468 { 0x04, 0xb800 },
2469 { 0x04, 0xb000 },
2470
2471 { 0x03, 0xdf41 },
2472 { 0x02, 0xdc60 },
2473 { 0x01, 0x6340 },
2474 { 0x00, 0x007d },
2475 { 0x04, 0xd800 },
2476 { 0x04, 0xd000 },
2477
2478 { 0x03, 0xdf01 },
2479 { 0x02, 0xdf20 },
2480 { 0x01, 0x100a },
2481 { 0x00, 0xa0ff },
2482 { 0x04, 0xf800 },
2483 { 0x04, 0xf000 },
2484
2485 { 0x1f, 0x0000 },
2486 { 0x0b, 0x0000 },
2487 { 0x00, 0x9200 }
2488 };
2489
2490 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2491 }
2492
2493 static void rtl8169sb_hw_phy_config(struct rtl8169_private *tp)
2494 {
2495 static const struct phy_reg phy_reg_init[] = {
2496 { 0x1f, 0x0002 },
2497 { 0x01, 0x90d0 },
2498 { 0x1f, 0x0000 }
2499 };
2500
2501 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2502 }
2503
2504 static void rtl8169scd_hw_phy_config_quirk(struct rtl8169_private *tp)
2505 {
2506 struct pci_dev *pdev = tp->pci_dev;
2507
2508 if ((pdev->subsystem_vendor != PCI_VENDOR_ID_GIGABYTE) ||
2509 (pdev->subsystem_device != 0xe000))
2510 return;
2511
2512 rtl_writephy(tp, 0x1f, 0x0001);
2513 rtl_writephy(tp, 0x10, 0xf01b);
2514 rtl_writephy(tp, 0x1f, 0x0000);
2515 }
2516
2517 static void rtl8169scd_hw_phy_config(struct rtl8169_private *tp)
2518 {
2519 static const struct phy_reg phy_reg_init[] = {
2520 { 0x1f, 0x0001 },
2521 { 0x04, 0x0000 },
2522 { 0x03, 0x00a1 },
2523 { 0x02, 0x0008 },
2524 { 0x01, 0x0120 },
2525 { 0x00, 0x1000 },
2526 { 0x04, 0x0800 },
2527 { 0x04, 0x9000 },
2528 { 0x03, 0x802f },
2529 { 0x02, 0x4f02 },
2530 { 0x01, 0x0409 },
2531 { 0x00, 0xf099 },
2532 { 0x04, 0x9800 },
2533 { 0x04, 0xa000 },
2534 { 0x03, 0xdf01 },
2535 { 0x02, 0xdf20 },
2536 { 0x01, 0xff95 },
2537 { 0x00, 0xba00 },
2538 { 0x04, 0xa800 },
2539 { 0x04, 0xf000 },
2540 { 0x03, 0xdf01 },
2541 { 0x02, 0xdf20 },
2542 { 0x01, 0x101a },
2543 { 0x00, 0xa0ff },
2544 { 0x04, 0xf800 },
2545 { 0x04, 0x0000 },
2546 { 0x1f, 0x0000 },
2547
2548 { 0x1f, 0x0001 },
2549 { 0x10, 0xf41b },
2550 { 0x14, 0xfb54 },
2551 { 0x18, 0xf5c7 },
2552 { 0x1f, 0x0000 },
2553
2554 { 0x1f, 0x0001 },
2555 { 0x17, 0x0cc0 },
2556 { 0x1f, 0x0000 }
2557 };
2558
2559 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2560
2561 rtl8169scd_hw_phy_config_quirk(tp);
2562 }
2563
2564 static void rtl8169sce_hw_phy_config(struct rtl8169_private *tp)
2565 {
2566 static const struct phy_reg phy_reg_init[] = {
2567 { 0x1f, 0x0001 },
2568 { 0x04, 0x0000 },
2569 { 0x03, 0x00a1 },
2570 { 0x02, 0x0008 },
2571 { 0x01, 0x0120 },
2572 { 0x00, 0x1000 },
2573 { 0x04, 0x0800 },
2574 { 0x04, 0x9000 },
2575 { 0x03, 0x802f },
2576 { 0x02, 0x4f02 },
2577 { 0x01, 0x0409 },
2578 { 0x00, 0xf099 },
2579 { 0x04, 0x9800 },
2580 { 0x04, 0xa000 },
2581 { 0x03, 0xdf01 },
2582 { 0x02, 0xdf20 },
2583 { 0x01, 0xff95 },
2584 { 0x00, 0xba00 },
2585 { 0x04, 0xa800 },
2586 { 0x04, 0xf000 },
2587 { 0x03, 0xdf01 },
2588 { 0x02, 0xdf20 },
2589 { 0x01, 0x101a },
2590 { 0x00, 0xa0ff },
2591 { 0x04, 0xf800 },
2592 { 0x04, 0x0000 },
2593 { 0x1f, 0x0000 },
2594
2595 { 0x1f, 0x0001 },
2596 { 0x0b, 0x8480 },
2597 { 0x1f, 0x0000 },
2598
2599 { 0x1f, 0x0001 },
2600 { 0x18, 0x67c7 },
2601 { 0x04, 0x2000 },
2602 { 0x03, 0x002f },
2603 { 0x02, 0x4360 },
2604 { 0x01, 0x0109 },
2605 { 0x00, 0x3022 },
2606 { 0x04, 0x2800 },
2607 { 0x1f, 0x0000 },
2608
2609 { 0x1f, 0x0001 },
2610 { 0x17, 0x0cc0 },
2611 { 0x1f, 0x0000 }
2612 };
2613
2614 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2615 }
2616
2617 static void rtl8168bb_hw_phy_config(struct rtl8169_private *tp)
2618 {
2619 static const struct phy_reg phy_reg_init[] = {
2620 { 0x10, 0xf41b },
2621 { 0x1f, 0x0000 }
2622 };
2623
2624 rtl_writephy(tp, 0x1f, 0x0001);
2625 rtl_patchphy(tp, 0x16, 1 << 0);
2626
2627 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2628 }
2629
2630 static void rtl8168bef_hw_phy_config(struct rtl8169_private *tp)
2631 {
2632 static const struct phy_reg phy_reg_init[] = {
2633 { 0x1f, 0x0001 },
2634 { 0x10, 0xf41b },
2635 { 0x1f, 0x0000 }
2636 };
2637
2638 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2639 }
2640
2641 static void rtl8168cp_1_hw_phy_config(struct rtl8169_private *tp)
2642 {
2643 static const struct phy_reg phy_reg_init[] = {
2644 { 0x1f, 0x0000 },
2645 { 0x1d, 0x0f00 },
2646 { 0x1f, 0x0002 },
2647 { 0x0c, 0x1ec8 },
2648 { 0x1f, 0x0000 }
2649 };
2650
2651 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2652 }
2653
2654 static void rtl8168cp_2_hw_phy_config(struct rtl8169_private *tp)
2655 {
2656 static const struct phy_reg phy_reg_init[] = {
2657 { 0x1f, 0x0001 },
2658 { 0x1d, 0x3d98 },
2659 { 0x1f, 0x0000 }
2660 };
2661
2662 rtl_writephy(tp, 0x1f, 0x0000);
2663 rtl_patchphy(tp, 0x14, 1 << 5);
2664 rtl_patchphy(tp, 0x0d, 1 << 5);
2665
2666 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2667 }
2668
2669 static void rtl8168c_1_hw_phy_config(struct rtl8169_private *tp)
2670 {
2671 static const struct phy_reg phy_reg_init[] = {
2672 { 0x1f, 0x0001 },
2673 { 0x12, 0x2300 },
2674 { 0x1f, 0x0002 },
2675 { 0x00, 0x88d4 },
2676 { 0x01, 0x82b1 },
2677 { 0x03, 0x7002 },
2678 { 0x08, 0x9e30 },
2679 { 0x09, 0x01f0 },
2680 { 0x0a, 0x5500 },
2681 { 0x0c, 0x00c8 },
2682 { 0x1f, 0x0003 },
2683 { 0x12, 0xc096 },
2684 { 0x16, 0x000a },
2685 { 0x1f, 0x0000 },
2686 { 0x1f, 0x0000 },
2687 { 0x09, 0x2000 },
2688 { 0x09, 0x0000 }
2689 };
2690
2691 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2692
2693 rtl_patchphy(tp, 0x14, 1 << 5);
2694 rtl_patchphy(tp, 0x0d, 1 << 5);
2695 rtl_writephy(tp, 0x1f, 0x0000);
2696 }
2697
2698 static void rtl8168c_2_hw_phy_config(struct rtl8169_private *tp)
2699 {
2700 static const struct phy_reg phy_reg_init[] = {
2701 { 0x1f, 0x0001 },
2702 { 0x12, 0x2300 },
2703 { 0x03, 0x802f },
2704 { 0x02, 0x4f02 },
2705 { 0x01, 0x0409 },
2706 { 0x00, 0xf099 },
2707 { 0x04, 0x9800 },
2708 { 0x04, 0x9000 },
2709 { 0x1d, 0x3d98 },
2710 { 0x1f, 0x0002 },
2711 { 0x0c, 0x7eb8 },
2712 { 0x06, 0x0761 },
2713 { 0x1f, 0x0003 },
2714 { 0x16, 0x0f0a },
2715 { 0x1f, 0x0000 }
2716 };
2717
2718 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2719
2720 rtl_patchphy(tp, 0x16, 1 << 0);
2721 rtl_patchphy(tp, 0x14, 1 << 5);
2722 rtl_patchphy(tp, 0x0d, 1 << 5);
2723 rtl_writephy(tp, 0x1f, 0x0000);
2724 }
2725
2726 static void rtl8168c_3_hw_phy_config(struct rtl8169_private *tp)
2727 {
2728 static const struct phy_reg phy_reg_init[] = {
2729 { 0x1f, 0x0001 },
2730 { 0x12, 0x2300 },
2731 { 0x1d, 0x3d98 },
2732 { 0x1f, 0x0002 },
2733 { 0x0c, 0x7eb8 },
2734 { 0x06, 0x5461 },
2735 { 0x1f, 0x0003 },
2736 { 0x16, 0x0f0a },
2737 { 0x1f, 0x0000 }
2738 };
2739
2740 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2741
2742 rtl_patchphy(tp, 0x16, 1 << 0);
2743 rtl_patchphy(tp, 0x14, 1 << 5);
2744 rtl_patchphy(tp, 0x0d, 1 << 5);
2745 rtl_writephy(tp, 0x1f, 0x0000);
2746 }
2747
2748 static void rtl8168c_4_hw_phy_config(struct rtl8169_private *tp)
2749 {
2750 rtl8168c_3_hw_phy_config(tp);
2751 }
2752
2753 static void rtl8168d_1_hw_phy_config(struct rtl8169_private *tp)
2754 {
2755 static const struct phy_reg phy_reg_init_0[] = {
2756 /* Channel Estimation */
2757 { 0x1f, 0x0001 },
2758 { 0x06, 0x4064 },
2759 { 0x07, 0x2863 },
2760 { 0x08, 0x059c },
2761 { 0x09, 0x26b4 },
2762 { 0x0a, 0x6a19 },
2763 { 0x0b, 0xdcc8 },
2764 { 0x10, 0xf06d },
2765 { 0x14, 0x7f68 },
2766 { 0x18, 0x7fd9 },
2767 { 0x1c, 0xf0ff },
2768 { 0x1d, 0x3d9c },
2769 { 0x1f, 0x0003 },
2770 { 0x12, 0xf49f },
2771 { 0x13, 0x070b },
2772 { 0x1a, 0x05ad },
2773 { 0x14, 0x94c0 },
2774
2775 /*
2776 * Tx Error Issue
2777 * Enhance line driver power
2778 */
2779 { 0x1f, 0x0002 },
2780 { 0x06, 0x5561 },
2781 { 0x1f, 0x0005 },
2782 { 0x05, 0x8332 },
2783 { 0x06, 0x5561 },
2784
2785 /*
2786 * Can not link to 1Gbps with bad cable
2787 * Decrease SNR threshold form 21.07dB to 19.04dB
2788 */
2789 { 0x1f, 0x0001 },
2790 { 0x17, 0x0cc0 },
2791
2792 { 0x1f, 0x0000 },
2793 { 0x0d, 0xf880 }
2794 };
2795
2796 rtl_writephy_batch(tp, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0));
2797
2798 /*
2799 * Rx Error Issue
2800 * Fine Tune Switching regulator parameter
2801 */
2802 rtl_writephy(tp, 0x1f, 0x0002);
2803 rtl_w1w0_phy(tp, 0x0b, 0x0010, 0x00ef);
2804 rtl_w1w0_phy(tp, 0x0c, 0xa200, 0x5d00);
2805
2806 if (rtl8168d_efuse_read(tp, 0x01) == 0xb1) {
2807 static const struct phy_reg phy_reg_init[] = {
2808 { 0x1f, 0x0002 },
2809 { 0x05, 0x669a },
2810 { 0x1f, 0x0005 },
2811 { 0x05, 0x8330 },
2812 { 0x06, 0x669a },
2813 { 0x1f, 0x0002 }
2814 };
2815 int val;
2816
2817 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2818
2819 val = rtl_readphy(tp, 0x0d);
2820
2821 if ((val & 0x00ff) != 0x006c) {
2822 static const u32 set[] = {
2823 0x0065, 0x0066, 0x0067, 0x0068,
2824 0x0069, 0x006a, 0x006b, 0x006c
2825 };
2826 int i;
2827
2828 rtl_writephy(tp, 0x1f, 0x0002);
2829
2830 val &= 0xff00;
2831 for (i = 0; i < ARRAY_SIZE(set); i++)
2832 rtl_writephy(tp, 0x0d, val | set[i]);
2833 }
2834 } else {
2835 static const struct phy_reg phy_reg_init[] = {
2836 { 0x1f, 0x0002 },
2837 { 0x05, 0x6662 },
2838 { 0x1f, 0x0005 },
2839 { 0x05, 0x8330 },
2840 { 0x06, 0x6662 }
2841 };
2842
2843 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2844 }
2845
2846 /* RSET couple improve */
2847 rtl_writephy(tp, 0x1f, 0x0002);
2848 rtl_patchphy(tp, 0x0d, 0x0300);
2849 rtl_patchphy(tp, 0x0f, 0x0010);
2850
2851 /* Fine tune PLL performance */
2852 rtl_writephy(tp, 0x1f, 0x0002);
2853 rtl_w1w0_phy(tp, 0x02, 0x0100, 0x0600);
2854 rtl_w1w0_phy(tp, 0x03, 0x0000, 0xe000);
2855
2856 rtl_writephy(tp, 0x1f, 0x0005);
2857 rtl_writephy(tp, 0x05, 0x001b);
2858
2859 rtl_apply_firmware_cond(tp, MII_EXPANSION, 0xbf00);
2860
2861 rtl_writephy(tp, 0x1f, 0x0000);
2862 }
2863
2864 static void rtl8168d_2_hw_phy_config(struct rtl8169_private *tp)
2865 {
2866 static const struct phy_reg phy_reg_init_0[] = {
2867 /* Channel Estimation */
2868 { 0x1f, 0x0001 },
2869 { 0x06, 0x4064 },
2870 { 0x07, 0x2863 },
2871 { 0x08, 0x059c },
2872 { 0x09, 0x26b4 },
2873 { 0x0a, 0x6a19 },
2874 { 0x0b, 0xdcc8 },
2875 { 0x10, 0xf06d },
2876 { 0x14, 0x7f68 },
2877 { 0x18, 0x7fd9 },
2878 { 0x1c, 0xf0ff },
2879 { 0x1d, 0x3d9c },
2880 { 0x1f, 0x0003 },
2881 { 0x12, 0xf49f },
2882 { 0x13, 0x070b },
2883 { 0x1a, 0x05ad },
2884 { 0x14, 0x94c0 },
2885
2886 /*
2887 * Tx Error Issue
2888 * Enhance line driver power
2889 */
2890 { 0x1f, 0x0002 },
2891 { 0x06, 0x5561 },
2892 { 0x1f, 0x0005 },
2893 { 0x05, 0x8332 },
2894 { 0x06, 0x5561 },
2895
2896 /*
2897 * Can not link to 1Gbps with bad cable
2898 * Decrease SNR threshold form 21.07dB to 19.04dB
2899 */
2900 { 0x1f, 0x0001 },
2901 { 0x17, 0x0cc0 },
2902
2903 { 0x1f, 0x0000 },
2904 { 0x0d, 0xf880 }
2905 };
2906
2907 rtl_writephy_batch(tp, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0));
2908
2909 if (rtl8168d_efuse_read(tp, 0x01) == 0xb1) {
2910 static const struct phy_reg phy_reg_init[] = {
2911 { 0x1f, 0x0002 },
2912 { 0x05, 0x669a },
2913 { 0x1f, 0x0005 },
2914 { 0x05, 0x8330 },
2915 { 0x06, 0x669a },
2916
2917 { 0x1f, 0x0002 }
2918 };
2919 int val;
2920
2921 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2922
2923 val = rtl_readphy(tp, 0x0d);
2924 if ((val & 0x00ff) != 0x006c) {
2925 static const u32 set[] = {
2926 0x0065, 0x0066, 0x0067, 0x0068,
2927 0x0069, 0x006a, 0x006b, 0x006c
2928 };
2929 int i;
2930
2931 rtl_writephy(tp, 0x1f, 0x0002);
2932
2933 val &= 0xff00;
2934 for (i = 0; i < ARRAY_SIZE(set); i++)
2935 rtl_writephy(tp, 0x0d, val | set[i]);
2936 }
2937 } else {
2938 static const struct phy_reg phy_reg_init[] = {
2939 { 0x1f, 0x0002 },
2940 { 0x05, 0x2642 },
2941 { 0x1f, 0x0005 },
2942 { 0x05, 0x8330 },
2943 { 0x06, 0x2642 }
2944 };
2945
2946 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
2947 }
2948
2949 /* Fine tune PLL performance */
2950 rtl_writephy(tp, 0x1f, 0x0002);
2951 rtl_w1w0_phy(tp, 0x02, 0x0100, 0x0600);
2952 rtl_w1w0_phy(tp, 0x03, 0x0000, 0xe000);
2953
2954 /* Switching regulator Slew rate */
2955 rtl_writephy(tp, 0x1f, 0x0002);
2956 rtl_patchphy(tp, 0x0f, 0x0017);
2957
2958 rtl_writephy(tp, 0x1f, 0x0005);
2959 rtl_writephy(tp, 0x05, 0x001b);
2960
2961 rtl_apply_firmware_cond(tp, MII_EXPANSION, 0xb300);
2962
2963 rtl_writephy(tp, 0x1f, 0x0000);
2964 }
2965
2966 static void rtl8168d_3_hw_phy_config(struct rtl8169_private *tp)
2967 {
2968 static const struct phy_reg phy_reg_init[] = {
2969 { 0x1f, 0x0002 },
2970 { 0x10, 0x0008 },
2971 { 0x0d, 0x006c },
2972
2973 { 0x1f, 0x0000 },
2974 { 0x0d, 0xf880 },
2975
2976 { 0x1f, 0x0001 },
2977 { 0x17, 0x0cc0 },
2978
2979 { 0x1f, 0x0001 },
2980 { 0x0b, 0xa4d8 },
2981 { 0x09, 0x281c },
2982 { 0x07, 0x2883 },
2983 { 0x0a, 0x6b35 },
2984 { 0x1d, 0x3da4 },
2985 { 0x1c, 0xeffd },
2986 { 0x14, 0x7f52 },
2987 { 0x18, 0x7fc6 },
2988 { 0x08, 0x0601 },
2989 { 0x06, 0x4063 },
2990 { 0x10, 0xf074 },
2991 { 0x1f, 0x0003 },
2992 { 0x13, 0x0789 },
2993 { 0x12, 0xf4bd },
2994 { 0x1a, 0x04fd },
2995 { 0x14, 0x84b0 },
2996 { 0x1f, 0x0000 },
2997 { 0x00, 0x9200 },
2998
2999 { 0x1f, 0x0005 },
3000 { 0x01, 0x0340 },
3001 { 0x1f, 0x0001 },
3002 { 0x04, 0x4000 },
3003 { 0x03, 0x1d21 },
3004 { 0x02, 0x0c32 },
3005 { 0x01, 0x0200 },
3006 { 0x00, 0x5554 },
3007 { 0x04, 0x4800 },
3008 { 0x04, 0x4000 },
3009 { 0x04, 0xf000 },
3010 { 0x03, 0xdf01 },
3011 { 0x02, 0xdf20 },
3012 { 0x01, 0x101a },
3013 { 0x00, 0xa0ff },
3014 { 0x04, 0xf800 },
3015 { 0x04, 0xf000 },
3016 { 0x1f, 0x0000 },
3017
3018 { 0x1f, 0x0007 },
3019 { 0x1e, 0x0023 },
3020 { 0x16, 0x0000 },
3021 { 0x1f, 0x0000 }
3022 };
3023
3024 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3025 }
3026
3027 static void rtl8168d_4_hw_phy_config(struct rtl8169_private *tp)
3028 {
3029 static const struct phy_reg phy_reg_init[] = {
3030 { 0x1f, 0x0001 },
3031 { 0x17, 0x0cc0 },
3032
3033 { 0x1f, 0x0007 },
3034 { 0x1e, 0x002d },
3035 { 0x18, 0x0040 },
3036 { 0x1f, 0x0000 }
3037 };
3038
3039 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3040 rtl_patchphy(tp, 0x0d, 1 << 5);
3041 }
3042
3043 static void rtl8168e_1_hw_phy_config(struct rtl8169_private *tp)
3044 {
3045 static const struct phy_reg phy_reg_init[] = {
3046 /* Enable Delay cap */
3047 { 0x1f, 0x0005 },
3048 { 0x05, 0x8b80 },
3049 { 0x06, 0xc896 },
3050 { 0x1f, 0x0000 },
3051
3052 /* Channel estimation fine tune */
3053 { 0x1f, 0x0001 },
3054 { 0x0b, 0x6c20 },
3055 { 0x07, 0x2872 },
3056 { 0x1c, 0xefff },
3057 { 0x1f, 0x0003 },
3058 { 0x14, 0x6420 },
3059 { 0x1f, 0x0000 },
3060
3061 /* Update PFM & 10M TX idle timer */
3062 { 0x1f, 0x0007 },
3063 { 0x1e, 0x002f },
3064 { 0x15, 0x1919 },
3065 { 0x1f, 0x0000 },
3066
3067 { 0x1f, 0x0007 },
3068 { 0x1e, 0x00ac },
3069 { 0x18, 0x0006 },
3070 { 0x1f, 0x0000 }
3071 };
3072
3073 rtl_apply_firmware(tp);
3074
3075 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3076
3077 /* DCO enable for 10M IDLE Power */
3078 rtl_writephy(tp, 0x1f, 0x0007);
3079 rtl_writephy(tp, 0x1e, 0x0023);
3080 rtl_w1w0_phy(tp, 0x17, 0x0006, 0x0000);
3081 rtl_writephy(tp, 0x1f, 0x0000);
3082
3083 /* For impedance matching */
3084 rtl_writephy(tp, 0x1f, 0x0002);
3085 rtl_w1w0_phy(tp, 0x08, 0x8000, 0x7f00);
3086 rtl_writephy(tp, 0x1f, 0x0000);
3087
3088 /* PHY auto speed down */
3089 rtl_writephy(tp, 0x1f, 0x0007);
3090 rtl_writephy(tp, 0x1e, 0x002d);
3091 rtl_w1w0_phy(tp, 0x18, 0x0050, 0x0000);
3092 rtl_writephy(tp, 0x1f, 0x0000);
3093 rtl_w1w0_phy(tp, 0x14, 0x8000, 0x0000);
3094
3095 rtl_writephy(tp, 0x1f, 0x0005);
3096 rtl_writephy(tp, 0x05, 0x8b86);
3097 rtl_w1w0_phy(tp, 0x06, 0x0001, 0x0000);
3098 rtl_writephy(tp, 0x1f, 0x0000);
3099
3100 rtl_writephy(tp, 0x1f, 0x0005);
3101 rtl_writephy(tp, 0x05, 0x8b85);
3102 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x2000);
3103 rtl_writephy(tp, 0x1f, 0x0007);
3104 rtl_writephy(tp, 0x1e, 0x0020);
3105 rtl_w1w0_phy(tp, 0x15, 0x0000, 0x1100);
3106 rtl_writephy(tp, 0x1f, 0x0006);
3107 rtl_writephy(tp, 0x00, 0x5a00);
3108 rtl_writephy(tp, 0x1f, 0x0000);
3109 rtl_writephy(tp, 0x0d, 0x0007);
3110 rtl_writephy(tp, 0x0e, 0x003c);
3111 rtl_writephy(tp, 0x0d, 0x4007);
3112 rtl_writephy(tp, 0x0e, 0x0000);
3113 rtl_writephy(tp, 0x0d, 0x0000);
3114 }
3115
3116 static void rtl_rar_exgmac_set(struct rtl8169_private *tp, u8 *addr)
3117 {
3118 const u16 w[] = {
3119 addr[0] | (addr[1] << 8),
3120 addr[2] | (addr[3] << 8),
3121 addr[4] | (addr[5] << 8)
3122 };
3123 const struct exgmac_reg e[] = {
3124 { .addr = 0xe0, ERIAR_MASK_1111, .val = w[0] | (w[1] << 16) },
3125 { .addr = 0xe4, ERIAR_MASK_1111, .val = w[2] },
3126 { .addr = 0xf0, ERIAR_MASK_1111, .val = w[0] << 16 },
3127 { .addr = 0xf4, ERIAR_MASK_1111, .val = w[1] | (w[2] << 16) }
3128 };
3129
3130 rtl_write_exgmac_batch(tp, e, ARRAY_SIZE(e));
3131 }
3132
3133 static void rtl8168e_2_hw_phy_config(struct rtl8169_private *tp)
3134 {
3135 static const struct phy_reg phy_reg_init[] = {
3136 /* Enable Delay cap */
3137 { 0x1f, 0x0004 },
3138 { 0x1f, 0x0007 },
3139 { 0x1e, 0x00ac },
3140 { 0x18, 0x0006 },
3141 { 0x1f, 0x0002 },
3142 { 0x1f, 0x0000 },
3143 { 0x1f, 0x0000 },
3144
3145 /* Channel estimation fine tune */
3146 { 0x1f, 0x0003 },
3147 { 0x09, 0xa20f },
3148 { 0x1f, 0x0000 },
3149 { 0x1f, 0x0000 },
3150
3151 /* Green Setting */
3152 { 0x1f, 0x0005 },
3153 { 0x05, 0x8b5b },
3154 { 0x06, 0x9222 },
3155 { 0x05, 0x8b6d },
3156 { 0x06, 0x8000 },
3157 { 0x05, 0x8b76 },
3158 { 0x06, 0x8000 },
3159 { 0x1f, 0x0000 }
3160 };
3161
3162 rtl_apply_firmware(tp);
3163
3164 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3165
3166 /* For 4-corner performance improve */
3167 rtl_writephy(tp, 0x1f, 0x0005);
3168 rtl_writephy(tp, 0x05, 0x8b80);
3169 rtl_w1w0_phy(tp, 0x17, 0x0006, 0x0000);
3170 rtl_writephy(tp, 0x1f, 0x0000);
3171
3172 /* PHY auto speed down */
3173 rtl_writephy(tp, 0x1f, 0x0004);
3174 rtl_writephy(tp, 0x1f, 0x0007);
3175 rtl_writephy(tp, 0x1e, 0x002d);
3176 rtl_w1w0_phy(tp, 0x18, 0x0010, 0x0000);
3177 rtl_writephy(tp, 0x1f, 0x0002);
3178 rtl_writephy(tp, 0x1f, 0x0000);
3179 rtl_w1w0_phy(tp, 0x14, 0x8000, 0x0000);
3180
3181 /* improve 10M EEE waveform */
3182 rtl_writephy(tp, 0x1f, 0x0005);
3183 rtl_writephy(tp, 0x05, 0x8b86);
3184 rtl_w1w0_phy(tp, 0x06, 0x0001, 0x0000);
3185 rtl_writephy(tp, 0x1f, 0x0000);
3186
3187 /* Improve 2-pair detection performance */
3188 rtl_writephy(tp, 0x1f, 0x0005);
3189 rtl_writephy(tp, 0x05, 0x8b85);
3190 rtl_w1w0_phy(tp, 0x06, 0x4000, 0x0000);
3191 rtl_writephy(tp, 0x1f, 0x0000);
3192
3193 /* EEE setting */
3194 rtl_w1w0_eri(tp, 0x1b0, ERIAR_MASK_1111, 0x0000, 0x0003, ERIAR_EXGMAC);
3195 rtl_writephy(tp, 0x1f, 0x0005);
3196 rtl_writephy(tp, 0x05, 0x8b85);
3197 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x2000);
3198 rtl_writephy(tp, 0x1f, 0x0004);
3199 rtl_writephy(tp, 0x1f, 0x0007);
3200 rtl_writephy(tp, 0x1e, 0x0020);
3201 rtl_w1w0_phy(tp, 0x15, 0x0000, 0x0100);
3202 rtl_writephy(tp, 0x1f, 0x0002);
3203 rtl_writephy(tp, 0x1f, 0x0000);
3204 rtl_writephy(tp, 0x0d, 0x0007);
3205 rtl_writephy(tp, 0x0e, 0x003c);
3206 rtl_writephy(tp, 0x0d, 0x4007);
3207 rtl_writephy(tp, 0x0e, 0x0000);
3208 rtl_writephy(tp, 0x0d, 0x0000);
3209
3210 /* Green feature */
3211 rtl_writephy(tp, 0x1f, 0x0003);
3212 rtl_w1w0_phy(tp, 0x19, 0x0000, 0x0001);
3213 rtl_w1w0_phy(tp, 0x10, 0x0000, 0x0400);
3214 rtl_writephy(tp, 0x1f, 0x0000);
3215
3216 /* Broken BIOS workaround: feed GigaMAC registers with MAC address. */
3217 rtl_rar_exgmac_set(tp, tp->dev->dev_addr);
3218 }
3219
3220 static void rtl8168f_hw_phy_config(struct rtl8169_private *tp)
3221 {
3222 /* For 4-corner performance improve */
3223 rtl_writephy(tp, 0x1f, 0x0005);
3224 rtl_writephy(tp, 0x05, 0x8b80);
3225 rtl_w1w0_phy(tp, 0x06, 0x0006, 0x0000);
3226 rtl_writephy(tp, 0x1f, 0x0000);
3227
3228 /* PHY auto speed down */
3229 rtl_writephy(tp, 0x1f, 0x0007);
3230 rtl_writephy(tp, 0x1e, 0x002d);
3231 rtl_w1w0_phy(tp, 0x18, 0x0010, 0x0000);
3232 rtl_writephy(tp, 0x1f, 0x0000);
3233 rtl_w1w0_phy(tp, 0x14, 0x8000, 0x0000);
3234
3235 /* Improve 10M EEE waveform */
3236 rtl_writephy(tp, 0x1f, 0x0005);
3237 rtl_writephy(tp, 0x05, 0x8b86);
3238 rtl_w1w0_phy(tp, 0x06, 0x0001, 0x0000);
3239 rtl_writephy(tp, 0x1f, 0x0000);
3240 }
3241
3242 static void rtl8168f_1_hw_phy_config(struct rtl8169_private *tp)
3243 {
3244 static const struct phy_reg phy_reg_init[] = {
3245 /* Channel estimation fine tune */
3246 { 0x1f, 0x0003 },
3247 { 0x09, 0xa20f },
3248 { 0x1f, 0x0000 },
3249
3250 /* Modify green table for giga & fnet */
3251 { 0x1f, 0x0005 },
3252 { 0x05, 0x8b55 },
3253 { 0x06, 0x0000 },
3254 { 0x05, 0x8b5e },
3255 { 0x06, 0x0000 },
3256 { 0x05, 0x8b67 },
3257 { 0x06, 0x0000 },
3258 { 0x05, 0x8b70 },
3259 { 0x06, 0x0000 },
3260 { 0x1f, 0x0000 },
3261 { 0x1f, 0x0007 },
3262 { 0x1e, 0x0078 },
3263 { 0x17, 0x0000 },
3264 { 0x19, 0x00fb },
3265 { 0x1f, 0x0000 },
3266
3267 /* Modify green table for 10M */
3268 { 0x1f, 0x0005 },
3269 { 0x05, 0x8b79 },
3270 { 0x06, 0xaa00 },
3271 { 0x1f, 0x0000 },
3272
3273 /* Disable hiimpedance detection (RTCT) */
3274 { 0x1f, 0x0003 },
3275 { 0x01, 0x328a },
3276 { 0x1f, 0x0000 }
3277 };
3278
3279 rtl_apply_firmware(tp);
3280
3281 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3282
3283 rtl8168f_hw_phy_config(tp);
3284
3285 /* Improve 2-pair detection performance */
3286 rtl_writephy(tp, 0x1f, 0x0005);
3287 rtl_writephy(tp, 0x05, 0x8b85);
3288 rtl_w1w0_phy(tp, 0x06, 0x4000, 0x0000);
3289 rtl_writephy(tp, 0x1f, 0x0000);
3290 }
3291
3292 static void rtl8168f_2_hw_phy_config(struct rtl8169_private *tp)
3293 {
3294 rtl_apply_firmware(tp);
3295
3296 rtl8168f_hw_phy_config(tp);
3297 }
3298
3299 static void rtl8411_hw_phy_config(struct rtl8169_private *tp)
3300 {
3301 static const struct phy_reg phy_reg_init[] = {
3302 /* Channel estimation fine tune */
3303 { 0x1f, 0x0003 },
3304 { 0x09, 0xa20f },
3305 { 0x1f, 0x0000 },
3306
3307 /* Modify green table for giga & fnet */
3308 { 0x1f, 0x0005 },
3309 { 0x05, 0x8b55 },
3310 { 0x06, 0x0000 },
3311 { 0x05, 0x8b5e },
3312 { 0x06, 0x0000 },
3313 { 0x05, 0x8b67 },
3314 { 0x06, 0x0000 },
3315 { 0x05, 0x8b70 },
3316 { 0x06, 0x0000 },
3317 { 0x1f, 0x0000 },
3318 { 0x1f, 0x0007 },
3319 { 0x1e, 0x0078 },
3320 { 0x17, 0x0000 },
3321 { 0x19, 0x00aa },
3322 { 0x1f, 0x0000 },
3323
3324 /* Modify green table for 10M */
3325 { 0x1f, 0x0005 },
3326 { 0x05, 0x8b79 },
3327 { 0x06, 0xaa00 },
3328 { 0x1f, 0x0000 },
3329
3330 /* Disable hiimpedance detection (RTCT) */
3331 { 0x1f, 0x0003 },
3332 { 0x01, 0x328a },
3333 { 0x1f, 0x0000 }
3334 };
3335
3336
3337 rtl_apply_firmware(tp);
3338
3339 rtl8168f_hw_phy_config(tp);
3340
3341 /* Improve 2-pair detection performance */
3342 rtl_writephy(tp, 0x1f, 0x0005);
3343 rtl_writephy(tp, 0x05, 0x8b85);
3344 rtl_w1w0_phy(tp, 0x06, 0x4000, 0x0000);
3345 rtl_writephy(tp, 0x1f, 0x0000);
3346
3347 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3348
3349 /* Modify green table for giga */
3350 rtl_writephy(tp, 0x1f, 0x0005);
3351 rtl_writephy(tp, 0x05, 0x8b54);
3352 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x0800);
3353 rtl_writephy(tp, 0x05, 0x8b5d);
3354 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x0800);
3355 rtl_writephy(tp, 0x05, 0x8a7c);
3356 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x0100);
3357 rtl_writephy(tp, 0x05, 0x8a7f);
3358 rtl_w1w0_phy(tp, 0x06, 0x0100, 0x0000);
3359 rtl_writephy(tp, 0x05, 0x8a82);
3360 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x0100);
3361 rtl_writephy(tp, 0x05, 0x8a85);
3362 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x0100);
3363 rtl_writephy(tp, 0x05, 0x8a88);
3364 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x0100);
3365 rtl_writephy(tp, 0x1f, 0x0000);
3366
3367 /* uc same-seed solution */
3368 rtl_writephy(tp, 0x1f, 0x0005);
3369 rtl_writephy(tp, 0x05, 0x8b85);
3370 rtl_w1w0_phy(tp, 0x06, 0x8000, 0x0000);
3371 rtl_writephy(tp, 0x1f, 0x0000);
3372
3373 /* eee setting */
3374 rtl_w1w0_eri(tp, 0x1b0, ERIAR_MASK_0001, 0x00, 0x03, ERIAR_EXGMAC);
3375 rtl_writephy(tp, 0x1f, 0x0005);
3376 rtl_writephy(tp, 0x05, 0x8b85);
3377 rtl_w1w0_phy(tp, 0x06, 0x0000, 0x2000);
3378 rtl_writephy(tp, 0x1f, 0x0004);
3379 rtl_writephy(tp, 0x1f, 0x0007);
3380 rtl_writephy(tp, 0x1e, 0x0020);
3381 rtl_w1w0_phy(tp, 0x15, 0x0000, 0x0100);
3382 rtl_writephy(tp, 0x1f, 0x0000);
3383 rtl_writephy(tp, 0x0d, 0x0007);
3384 rtl_writephy(tp, 0x0e, 0x003c);
3385 rtl_writephy(tp, 0x0d, 0x4007);
3386 rtl_writephy(tp, 0x0e, 0x0000);
3387 rtl_writephy(tp, 0x0d, 0x0000);
3388
3389 /* Green feature */
3390 rtl_writephy(tp, 0x1f, 0x0003);
3391 rtl_w1w0_phy(tp, 0x19, 0x0000, 0x0001);
3392 rtl_w1w0_phy(tp, 0x10, 0x0000, 0x0400);
3393 rtl_writephy(tp, 0x1f, 0x0000);
3394 }
3395
3396 static void rtl8168g_1_hw_phy_config(struct rtl8169_private *tp)
3397 {
3398 rtl_apply_firmware(tp);
3399
3400 rtl_writephy(tp, 0x1f, 0x0a46);
3401 if (rtl_readphy(tp, 0x10) & 0x0100) {
3402 rtl_writephy(tp, 0x1f, 0x0bcc);
3403 rtl_w1w0_phy(tp, 0x12, 0x0000, 0x8000);
3404 } else {
3405 rtl_writephy(tp, 0x1f, 0x0bcc);
3406 rtl_w1w0_phy(tp, 0x12, 0x8000, 0x0000);
3407 }
3408
3409 rtl_writephy(tp, 0x1f, 0x0a46);
3410 if (rtl_readphy(tp, 0x13) & 0x0100) {
3411 rtl_writephy(tp, 0x1f, 0x0c41);
3412 rtl_w1w0_phy(tp, 0x15, 0x0002, 0x0000);
3413 } else {
3414 rtl_writephy(tp, 0x1f, 0x0c41);
3415 rtl_w1w0_phy(tp, 0x15, 0x0000, 0x0002);
3416 }
3417
3418 /* Enable PHY auto speed down */
3419 rtl_writephy(tp, 0x1f, 0x0a44);
3420 rtl_w1w0_phy(tp, 0x11, 0x000c, 0x0000);
3421
3422 rtl_writephy(tp, 0x1f, 0x0bcc);
3423 rtl_w1w0_phy(tp, 0x14, 0x0100, 0x0000);
3424 rtl_writephy(tp, 0x1f, 0x0a44);
3425 rtl_w1w0_phy(tp, 0x11, 0x00c0, 0x0000);
3426 rtl_writephy(tp, 0x1f, 0x0a43);
3427 rtl_writephy(tp, 0x13, 0x8084);
3428 rtl_w1w0_phy(tp, 0x14, 0x0000, 0x6000);
3429 rtl_w1w0_phy(tp, 0x10, 0x1003, 0x0000);
3430
3431 /* EEE auto-fallback function */
3432 rtl_writephy(tp, 0x1f, 0x0a4b);
3433 rtl_w1w0_phy(tp, 0x11, 0x0004, 0x0000);
3434
3435 /* Enable UC LPF tune function */
3436 rtl_writephy(tp, 0x1f, 0x0a43);
3437 rtl_writephy(tp, 0x13, 0x8012);
3438 rtl_w1w0_phy(tp, 0x14, 0x8000, 0x0000);
3439
3440 rtl_writephy(tp, 0x1f, 0x0c42);
3441 rtl_w1w0_phy(tp, 0x11, 0x4000, 0x2000);
3442
3443 /* Improve SWR Efficiency */
3444 rtl_writephy(tp, 0x1f, 0x0bcd);
3445 rtl_writephy(tp, 0x14, 0x5065);
3446 rtl_writephy(tp, 0x14, 0xd065);
3447 rtl_writephy(tp, 0x1f, 0x0bc8);
3448 rtl_writephy(tp, 0x11, 0x5655);
3449 rtl_writephy(tp, 0x1f, 0x0bcd);
3450 rtl_writephy(tp, 0x14, 0x1065);
3451 rtl_writephy(tp, 0x14, 0x9065);
3452 rtl_writephy(tp, 0x14, 0x1065);
3453
3454 /* Check ALDPS bit, disable it if enabled */
3455 rtl_writephy(tp, 0x1f, 0x0a43);
3456 if (rtl_readphy(tp, 0x10) & 0x0004)
3457 rtl_w1w0_phy(tp, 0x10, 0x0000, 0x0004);
3458
3459 rtl_writephy(tp, 0x1f, 0x0000);
3460 }
3461
3462 static void rtl8168g_2_hw_phy_config(struct rtl8169_private *tp)
3463 {
3464 rtl_apply_firmware(tp);
3465 }
3466
3467 static void rtl8102e_hw_phy_config(struct rtl8169_private *tp)
3468 {
3469 static const struct phy_reg phy_reg_init[] = {
3470 { 0x1f, 0x0003 },
3471 { 0x08, 0x441d },
3472 { 0x01, 0x9100 },
3473 { 0x1f, 0x0000 }
3474 };
3475
3476 rtl_writephy(tp, 0x1f, 0x0000);
3477 rtl_patchphy(tp, 0x11, 1 << 12);
3478 rtl_patchphy(tp, 0x19, 1 << 13);
3479 rtl_patchphy(tp, 0x10, 1 << 15);
3480
3481 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3482 }
3483
3484 static void rtl8105e_hw_phy_config(struct rtl8169_private *tp)
3485 {
3486 static const struct phy_reg phy_reg_init[] = {
3487 { 0x1f, 0x0005 },
3488 { 0x1a, 0x0000 },
3489 { 0x1f, 0x0000 },
3490
3491 { 0x1f, 0x0004 },
3492 { 0x1c, 0x0000 },
3493 { 0x1f, 0x0000 },
3494
3495 { 0x1f, 0x0001 },
3496 { 0x15, 0x7701 },
3497 { 0x1f, 0x0000 }
3498 };
3499
3500 /* Disable ALDPS before ram code */
3501 rtl_writephy(tp, 0x1f, 0x0000);
3502 rtl_writephy(tp, 0x18, 0x0310);
3503 msleep(100);
3504
3505 rtl_apply_firmware(tp);
3506
3507 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3508 }
3509
3510 static void rtl8402_hw_phy_config(struct rtl8169_private *tp)
3511 {
3512 /* Disable ALDPS before setting firmware */
3513 rtl_writephy(tp, 0x1f, 0x0000);
3514 rtl_writephy(tp, 0x18, 0x0310);
3515 msleep(20);
3516
3517 rtl_apply_firmware(tp);
3518
3519 /* EEE setting */
3520 rtl_eri_write(tp, 0x1b0, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
3521 rtl_writephy(tp, 0x1f, 0x0004);
3522 rtl_writephy(tp, 0x10, 0x401f);
3523 rtl_writephy(tp, 0x19, 0x7030);
3524 rtl_writephy(tp, 0x1f, 0x0000);
3525 }
3526
3527 static void rtl8106e_hw_phy_config(struct rtl8169_private *tp)
3528 {
3529 static const struct phy_reg phy_reg_init[] = {
3530 { 0x1f, 0x0004 },
3531 { 0x10, 0xc07f },
3532 { 0x19, 0x7030 },
3533 { 0x1f, 0x0000 }
3534 };
3535
3536 /* Disable ALDPS before ram code */
3537 rtl_writephy(tp, 0x1f, 0x0000);
3538 rtl_writephy(tp, 0x18, 0x0310);
3539 msleep(100);
3540
3541 rtl_apply_firmware(tp);
3542
3543 rtl_eri_write(tp, 0x1b0, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
3544 rtl_writephy_batch(tp, phy_reg_init, ARRAY_SIZE(phy_reg_init));
3545
3546 rtl_eri_write(tp, 0x1d0, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
3547 }
3548
3549 static void rtl_hw_phy_config(struct net_device *dev)
3550 {
3551 struct rtl8169_private *tp = netdev_priv(dev);
3552
3553 rtl8169_print_mac_version(tp);
3554
3555 switch (tp->mac_version) {
3556 case RTL_GIGA_MAC_VER_01:
3557 break;
3558 case RTL_GIGA_MAC_VER_02:
3559 case RTL_GIGA_MAC_VER_03:
3560 rtl8169s_hw_phy_config(tp);
3561 break;
3562 case RTL_GIGA_MAC_VER_04:
3563 rtl8169sb_hw_phy_config(tp);
3564 break;
3565 case RTL_GIGA_MAC_VER_05:
3566 rtl8169scd_hw_phy_config(tp);
3567 break;
3568 case RTL_GIGA_MAC_VER_06:
3569 rtl8169sce_hw_phy_config(tp);
3570 break;
3571 case RTL_GIGA_MAC_VER_07:
3572 case RTL_GIGA_MAC_VER_08:
3573 case RTL_GIGA_MAC_VER_09:
3574 rtl8102e_hw_phy_config(tp);
3575 break;
3576 case RTL_GIGA_MAC_VER_11:
3577 rtl8168bb_hw_phy_config(tp);
3578 break;
3579 case RTL_GIGA_MAC_VER_12:
3580 rtl8168bef_hw_phy_config(tp);
3581 break;
3582 case RTL_GIGA_MAC_VER_17:
3583 rtl8168bef_hw_phy_config(tp);
3584 break;
3585 case RTL_GIGA_MAC_VER_18:
3586 rtl8168cp_1_hw_phy_config(tp);
3587 break;
3588 case RTL_GIGA_MAC_VER_19:
3589 rtl8168c_1_hw_phy_config(tp);
3590 break;
3591 case RTL_GIGA_MAC_VER_20:
3592 rtl8168c_2_hw_phy_config(tp);
3593 break;
3594 case RTL_GIGA_MAC_VER_21:
3595 rtl8168c_3_hw_phy_config(tp);
3596 break;
3597 case RTL_GIGA_MAC_VER_22:
3598 rtl8168c_4_hw_phy_config(tp);
3599 break;
3600 case RTL_GIGA_MAC_VER_23:
3601 case RTL_GIGA_MAC_VER_24:
3602 rtl8168cp_2_hw_phy_config(tp);
3603 break;
3604 case RTL_GIGA_MAC_VER_25:
3605 rtl8168d_1_hw_phy_config(tp);
3606 break;
3607 case RTL_GIGA_MAC_VER_26:
3608 rtl8168d_2_hw_phy_config(tp);
3609 break;
3610 case RTL_GIGA_MAC_VER_27:
3611 rtl8168d_3_hw_phy_config(tp);
3612 break;
3613 case RTL_GIGA_MAC_VER_28:
3614 rtl8168d_4_hw_phy_config(tp);
3615 break;
3616 case RTL_GIGA_MAC_VER_29:
3617 case RTL_GIGA_MAC_VER_30:
3618 rtl8105e_hw_phy_config(tp);
3619 break;
3620 case RTL_GIGA_MAC_VER_31:
3621 /* None. */
3622 break;
3623 case RTL_GIGA_MAC_VER_32:
3624 case RTL_GIGA_MAC_VER_33:
3625 rtl8168e_1_hw_phy_config(tp);
3626 break;
3627 case RTL_GIGA_MAC_VER_34:
3628 rtl8168e_2_hw_phy_config(tp);
3629 break;
3630 case RTL_GIGA_MAC_VER_35:
3631 rtl8168f_1_hw_phy_config(tp);
3632 break;
3633 case RTL_GIGA_MAC_VER_36:
3634 rtl8168f_2_hw_phy_config(tp);
3635 break;
3636
3637 case RTL_GIGA_MAC_VER_37:
3638 rtl8402_hw_phy_config(tp);
3639 break;
3640
3641 case RTL_GIGA_MAC_VER_38:
3642 rtl8411_hw_phy_config(tp);
3643 break;
3644
3645 case RTL_GIGA_MAC_VER_39:
3646 rtl8106e_hw_phy_config(tp);
3647 break;
3648
3649 case RTL_GIGA_MAC_VER_40:
3650 rtl8168g_1_hw_phy_config(tp);
3651 break;
3652 case RTL_GIGA_MAC_VER_42:
3653 case RTL_GIGA_MAC_VER_43:
3654 case RTL_GIGA_MAC_VER_44:
3655 rtl8168g_2_hw_phy_config(tp);
3656 break;
3657
3658 case RTL_GIGA_MAC_VER_41:
3659 default:
3660 break;
3661 }
3662 }
3663
3664 static void rtl_phy_work(struct rtl8169_private *tp)
3665 {
3666 struct timer_list *timer = &tp->timer;
3667 void __iomem *ioaddr = tp->mmio_addr;
3668 unsigned long timeout = RTL8169_PHY_TIMEOUT;
3669
3670 assert(tp->mac_version > RTL_GIGA_MAC_VER_01);
3671
3672 if (tp->phy_reset_pending(tp)) {
3673 /*
3674 * A busy loop could burn quite a few cycles on nowadays CPU.
3675 * Let's delay the execution of the timer for a few ticks.
3676 */
3677 timeout = HZ/10;
3678 goto out_mod_timer;
3679 }
3680
3681 if (tp->link_ok(ioaddr))
3682 return;
3683
3684 netif_dbg(tp, link, tp->dev, "PHY reset until link up\n");
3685
3686 tp->phy_reset_enable(tp);
3687
3688 out_mod_timer:
3689 mod_timer(timer, jiffies + timeout);
3690 }
3691
3692 static void rtl_schedule_task(struct rtl8169_private *tp, enum rtl_flag flag)
3693 {
3694 if (!test_and_set_bit(flag, tp->wk.flags))
3695 schedule_work(&tp->wk.work);
3696 }
3697
3698 static void rtl8169_phy_timer(unsigned long __opaque)
3699 {
3700 struct net_device *dev = (struct net_device *)__opaque;
3701 struct rtl8169_private *tp = netdev_priv(dev);
3702
3703 rtl_schedule_task(tp, RTL_FLAG_TASK_PHY_PENDING);
3704 }
3705
3706 static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev,
3707 void __iomem *ioaddr)
3708 {
3709 iounmap(ioaddr);
3710 pci_release_regions(pdev);
3711 pci_clear_mwi(pdev);
3712 pci_disable_device(pdev);
3713 free_netdev(dev);
3714 }
3715
3716 DECLARE_RTL_COND(rtl_phy_reset_cond)
3717 {
3718 return tp->phy_reset_pending(tp);
3719 }
3720
3721 static void rtl8169_phy_reset(struct net_device *dev,
3722 struct rtl8169_private *tp)
3723 {
3724 tp->phy_reset_enable(tp);
3725 rtl_msleep_loop_wait_low(tp, &rtl_phy_reset_cond, 1, 100);
3726 }
3727
3728 static bool rtl_tbi_enabled(struct rtl8169_private *tp)
3729 {
3730 void __iomem *ioaddr = tp->mmio_addr;
3731
3732 return (tp->mac_version == RTL_GIGA_MAC_VER_01) &&
3733 (RTL_R8(PHYstatus) & TBI_Enable);
3734 }
3735
3736 static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp)
3737 {
3738 void __iomem *ioaddr = tp->mmio_addr;
3739
3740 rtl_hw_phy_config(dev);
3741
3742 if (tp->mac_version <= RTL_GIGA_MAC_VER_06) {
3743 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
3744 RTL_W8(0x82, 0x01);
3745 }
3746
3747 pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40);
3748
3749 if (tp->mac_version <= RTL_GIGA_MAC_VER_06)
3750 pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08);
3751
3752 if (tp->mac_version == RTL_GIGA_MAC_VER_02) {
3753 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
3754 RTL_W8(0x82, 0x01);
3755 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
3756 rtl_writephy(tp, 0x0b, 0x0000); //w 0x0b 15 0 0
3757 }
3758
3759 rtl8169_phy_reset(dev, tp);
3760
3761 rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL,
3762 ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
3763 ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
3764 (tp->mii.supports_gmii ?
3765 ADVERTISED_1000baseT_Half |
3766 ADVERTISED_1000baseT_Full : 0));
3767
3768 if (rtl_tbi_enabled(tp))
3769 netif_info(tp, link, dev, "TBI auto-negotiating\n");
3770 }
3771
3772 static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr)
3773 {
3774 void __iomem *ioaddr = tp->mmio_addr;
3775
3776 rtl_lock_work(tp);
3777
3778 RTL_W8(Cfg9346, Cfg9346_Unlock);
3779
3780 RTL_W32(MAC4, addr[4] | addr[5] << 8);
3781 RTL_R32(MAC4);
3782
3783 RTL_W32(MAC0, addr[0] | addr[1] << 8 | addr[2] << 16 | addr[3] << 24);
3784 RTL_R32(MAC0);
3785
3786 if (tp->mac_version == RTL_GIGA_MAC_VER_34)
3787 rtl_rar_exgmac_set(tp, addr);
3788
3789 RTL_W8(Cfg9346, Cfg9346_Lock);
3790
3791 rtl_unlock_work(tp);
3792 }
3793
3794 static int rtl_set_mac_address(struct net_device *dev, void *p)
3795 {
3796 struct rtl8169_private *tp = netdev_priv(dev);
3797 struct sockaddr *addr = p;
3798
3799 if (!is_valid_ether_addr(addr->sa_data))
3800 return -EADDRNOTAVAIL;
3801
3802 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
3803
3804 rtl_rar_set(tp, dev->dev_addr);
3805
3806 return 0;
3807 }
3808
3809 static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
3810 {
3811 struct rtl8169_private *tp = netdev_priv(dev);
3812 struct mii_ioctl_data *data = if_mii(ifr);
3813
3814 return netif_running(dev) ? tp->do_ioctl(tp, data, cmd) : -ENODEV;
3815 }
3816
3817 static int rtl_xmii_ioctl(struct rtl8169_private *tp,
3818 struct mii_ioctl_data *data, int cmd)
3819 {
3820 switch (cmd) {
3821 case SIOCGMIIPHY:
3822 data->phy_id = 32; /* Internal PHY */
3823 return 0;
3824
3825 case SIOCGMIIREG:
3826 data->val_out = rtl_readphy(tp, data->reg_num & 0x1f);
3827 return 0;
3828
3829 case SIOCSMIIREG:
3830 rtl_writephy(tp, data->reg_num & 0x1f, data->val_in);
3831 return 0;
3832 }
3833 return -EOPNOTSUPP;
3834 }
3835
3836 static int rtl_tbi_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd)
3837 {
3838 return -EOPNOTSUPP;
3839 }
3840
3841 static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp)
3842 {
3843 if (tp->features & RTL_FEATURE_MSI) {
3844 pci_disable_msi(pdev);
3845 tp->features &= ~RTL_FEATURE_MSI;
3846 }
3847 }
3848
3849 static void rtl_init_mdio_ops(struct rtl8169_private *tp)
3850 {
3851 struct mdio_ops *ops = &tp->mdio_ops;
3852
3853 switch (tp->mac_version) {
3854 case RTL_GIGA_MAC_VER_27:
3855 ops->write = r8168dp_1_mdio_write;
3856 ops->read = r8168dp_1_mdio_read;
3857 break;
3858 case RTL_GIGA_MAC_VER_28:
3859 case RTL_GIGA_MAC_VER_31:
3860 ops->write = r8168dp_2_mdio_write;
3861 ops->read = r8168dp_2_mdio_read;
3862 break;
3863 case RTL_GIGA_MAC_VER_40:
3864 case RTL_GIGA_MAC_VER_41:
3865 case RTL_GIGA_MAC_VER_42:
3866 case RTL_GIGA_MAC_VER_43:
3867 case RTL_GIGA_MAC_VER_44:
3868 ops->write = r8168g_mdio_write;
3869 ops->read = r8168g_mdio_read;
3870 break;
3871 default:
3872 ops->write = r8169_mdio_write;
3873 ops->read = r8169_mdio_read;
3874 break;
3875 }
3876 }
3877
3878 static void rtl_speed_down(struct rtl8169_private *tp)
3879 {
3880 u32 adv;
3881 int lpa;
3882
3883 rtl_writephy(tp, 0x1f, 0x0000);
3884 lpa = rtl_readphy(tp, MII_LPA);
3885
3886 if (lpa & (LPA_10HALF | LPA_10FULL))
3887 adv = ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full;
3888 else if (lpa & (LPA_100HALF | LPA_100FULL))
3889 adv = ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
3890 ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full;
3891 else
3892 adv = ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
3893 ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
3894 (tp->mii.supports_gmii ?
3895 ADVERTISED_1000baseT_Half |
3896 ADVERTISED_1000baseT_Full : 0);
3897
3898 rtl8169_set_speed(tp->dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL,
3899 adv);
3900 }
3901
3902 static void rtl_wol_suspend_quirk(struct rtl8169_private *tp)
3903 {
3904 void __iomem *ioaddr = tp->mmio_addr;
3905
3906 switch (tp->mac_version) {
3907 case RTL_GIGA_MAC_VER_25:
3908 case RTL_GIGA_MAC_VER_26:
3909 case RTL_GIGA_MAC_VER_29:
3910 case RTL_GIGA_MAC_VER_30:
3911 case RTL_GIGA_MAC_VER_32:
3912 case RTL_GIGA_MAC_VER_33:
3913 case RTL_GIGA_MAC_VER_34:
3914 case RTL_GIGA_MAC_VER_37:
3915 case RTL_GIGA_MAC_VER_38:
3916 case RTL_GIGA_MAC_VER_39:
3917 case RTL_GIGA_MAC_VER_40:
3918 case RTL_GIGA_MAC_VER_41:
3919 case RTL_GIGA_MAC_VER_42:
3920 case RTL_GIGA_MAC_VER_43:
3921 case RTL_GIGA_MAC_VER_44:
3922 RTL_W32(RxConfig, RTL_R32(RxConfig) |
3923 AcceptBroadcast | AcceptMulticast | AcceptMyPhys);
3924 break;
3925 default:
3926 break;
3927 }
3928 }
3929
3930 static bool rtl_wol_pll_power_down(struct rtl8169_private *tp)
3931 {
3932 if (!(__rtl8169_get_wol(tp) & WAKE_ANY))
3933 return false;
3934
3935 rtl_speed_down(tp);
3936 rtl_wol_suspend_quirk(tp);
3937
3938 return true;
3939 }
3940
3941 static void r810x_phy_power_down(struct rtl8169_private *tp)
3942 {
3943 rtl_writephy(tp, 0x1f, 0x0000);
3944 rtl_writephy(tp, MII_BMCR, BMCR_PDOWN);
3945 }
3946
3947 static void r810x_phy_power_up(struct rtl8169_private *tp)
3948 {
3949 rtl_writephy(tp, 0x1f, 0x0000);
3950 rtl_writephy(tp, MII_BMCR, BMCR_ANENABLE);
3951 }
3952
3953 static void r810x_pll_power_down(struct rtl8169_private *tp)
3954 {
3955 void __iomem *ioaddr = tp->mmio_addr;
3956
3957 if (rtl_wol_pll_power_down(tp))
3958 return;
3959
3960 r810x_phy_power_down(tp);
3961
3962 switch (tp->mac_version) {
3963 case RTL_GIGA_MAC_VER_07:
3964 case RTL_GIGA_MAC_VER_08:
3965 case RTL_GIGA_MAC_VER_09:
3966 case RTL_GIGA_MAC_VER_10:
3967 case RTL_GIGA_MAC_VER_13:
3968 case RTL_GIGA_MAC_VER_16:
3969 break;
3970 default:
3971 RTL_W8(PMCH, RTL_R8(PMCH) & ~0x80);
3972 break;
3973 }
3974 }
3975
3976 static void r810x_pll_power_up(struct rtl8169_private *tp)
3977 {
3978 void __iomem *ioaddr = tp->mmio_addr;
3979
3980 r810x_phy_power_up(tp);
3981
3982 switch (tp->mac_version) {
3983 case RTL_GIGA_MAC_VER_07:
3984 case RTL_GIGA_MAC_VER_08:
3985 case RTL_GIGA_MAC_VER_09:
3986 case RTL_GIGA_MAC_VER_10:
3987 case RTL_GIGA_MAC_VER_13:
3988 case RTL_GIGA_MAC_VER_16:
3989 break;
3990 default:
3991 RTL_W8(PMCH, RTL_R8(PMCH) | 0x80);
3992 break;
3993 }
3994 }
3995
3996 static void r8168_phy_power_up(struct rtl8169_private *tp)
3997 {
3998 rtl_writephy(tp, 0x1f, 0x0000);
3999 switch (tp->mac_version) {
4000 case RTL_GIGA_MAC_VER_11:
4001 case RTL_GIGA_MAC_VER_12:
4002 case RTL_GIGA_MAC_VER_17:
4003 case RTL_GIGA_MAC_VER_18:
4004 case RTL_GIGA_MAC_VER_19:
4005 case RTL_GIGA_MAC_VER_20:
4006 case RTL_GIGA_MAC_VER_21:
4007 case RTL_GIGA_MAC_VER_22:
4008 case RTL_GIGA_MAC_VER_23:
4009 case RTL_GIGA_MAC_VER_24:
4010 case RTL_GIGA_MAC_VER_25:
4011 case RTL_GIGA_MAC_VER_26:
4012 case RTL_GIGA_MAC_VER_27:
4013 case RTL_GIGA_MAC_VER_28:
4014 case RTL_GIGA_MAC_VER_31:
4015 rtl_writephy(tp, 0x0e, 0x0000);
4016 break;
4017 default:
4018 break;
4019 }
4020 rtl_writephy(tp, MII_BMCR, BMCR_ANENABLE);
4021 }
4022
4023 static void r8168_phy_power_down(struct rtl8169_private *tp)
4024 {
4025 rtl_writephy(tp, 0x1f, 0x0000);
4026 switch (tp->mac_version) {
4027 case RTL_GIGA_MAC_VER_32:
4028 case RTL_GIGA_MAC_VER_33:
4029 case RTL_GIGA_MAC_VER_40:
4030 case RTL_GIGA_MAC_VER_41:
4031 rtl_writephy(tp, MII_BMCR, BMCR_ANENABLE | BMCR_PDOWN);
4032 break;
4033
4034 case RTL_GIGA_MAC_VER_11:
4035 case RTL_GIGA_MAC_VER_12:
4036 case RTL_GIGA_MAC_VER_17:
4037 case RTL_GIGA_MAC_VER_18:
4038 case RTL_GIGA_MAC_VER_19:
4039 case RTL_GIGA_MAC_VER_20:
4040 case RTL_GIGA_MAC_VER_21:
4041 case RTL_GIGA_MAC_VER_22:
4042 case RTL_GIGA_MAC_VER_23:
4043 case RTL_GIGA_MAC_VER_24:
4044 case RTL_GIGA_MAC_VER_25:
4045 case RTL_GIGA_MAC_VER_26:
4046 case RTL_GIGA_MAC_VER_27:
4047 case RTL_GIGA_MAC_VER_28:
4048 case RTL_GIGA_MAC_VER_31:
4049 rtl_writephy(tp, 0x0e, 0x0200);
4050 default:
4051 rtl_writephy(tp, MII_BMCR, BMCR_PDOWN);
4052 break;
4053 }
4054 }
4055
4056 static void r8168_pll_power_down(struct rtl8169_private *tp)
4057 {
4058 void __iomem *ioaddr = tp->mmio_addr;
4059
4060 if ((tp->mac_version == RTL_GIGA_MAC_VER_27 ||
4061 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
4062 tp->mac_version == RTL_GIGA_MAC_VER_31) &&
4063 r8168dp_check_dash(tp)) {
4064 return;
4065 }
4066
4067 if ((tp->mac_version == RTL_GIGA_MAC_VER_23 ||
4068 tp->mac_version == RTL_GIGA_MAC_VER_24) &&
4069 (RTL_R16(CPlusCmd) & ASF)) {
4070 return;
4071 }
4072
4073 if (tp->mac_version == RTL_GIGA_MAC_VER_32 ||
4074 tp->mac_version == RTL_GIGA_MAC_VER_33)
4075 rtl_ephy_write(tp, 0x19, 0xff64);
4076
4077 if (rtl_wol_pll_power_down(tp))
4078 return;
4079
4080 r8168_phy_power_down(tp);
4081
4082 switch (tp->mac_version) {
4083 case RTL_GIGA_MAC_VER_25:
4084 case RTL_GIGA_MAC_VER_26:
4085 case RTL_GIGA_MAC_VER_27:
4086 case RTL_GIGA_MAC_VER_28:
4087 case RTL_GIGA_MAC_VER_31:
4088 case RTL_GIGA_MAC_VER_32:
4089 case RTL_GIGA_MAC_VER_33:
4090 RTL_W8(PMCH, RTL_R8(PMCH) & ~0x80);
4091 break;
4092 case RTL_GIGA_MAC_VER_40:
4093 case RTL_GIGA_MAC_VER_41:
4094 rtl_w1w0_eri(tp, 0x1a8, ERIAR_MASK_1111, 0x00000000,
4095 0xfc000000, ERIAR_EXGMAC);
4096 break;
4097 }
4098 }
4099
4100 static void r8168_pll_power_up(struct rtl8169_private *tp)
4101 {
4102 void __iomem *ioaddr = tp->mmio_addr;
4103
4104 switch (tp->mac_version) {
4105 case RTL_GIGA_MAC_VER_25:
4106 case RTL_GIGA_MAC_VER_26:
4107 case RTL_GIGA_MAC_VER_27:
4108 case RTL_GIGA_MAC_VER_28:
4109 case RTL_GIGA_MAC_VER_31:
4110 case RTL_GIGA_MAC_VER_32:
4111 case RTL_GIGA_MAC_VER_33:
4112 RTL_W8(PMCH, RTL_R8(PMCH) | 0x80);
4113 break;
4114 case RTL_GIGA_MAC_VER_40:
4115 case RTL_GIGA_MAC_VER_41:
4116 rtl_w1w0_eri(tp, 0x1a8, ERIAR_MASK_1111, 0xfc000000,
4117 0x00000000, ERIAR_EXGMAC);
4118 break;
4119 }
4120
4121 r8168_phy_power_up(tp);
4122 }
4123
4124 static void rtl_generic_op(struct rtl8169_private *tp,
4125 void (*op)(struct rtl8169_private *))
4126 {
4127 if (op)
4128 op(tp);
4129 }
4130
4131 static void rtl_pll_power_down(struct rtl8169_private *tp)
4132 {
4133 rtl_generic_op(tp, tp->pll_power_ops.down);
4134 }
4135
4136 static void rtl_pll_power_up(struct rtl8169_private *tp)
4137 {
4138 rtl_generic_op(tp, tp->pll_power_ops.up);
4139 }
4140
4141 static void rtl_init_pll_power_ops(struct rtl8169_private *tp)
4142 {
4143 struct pll_power_ops *ops = &tp->pll_power_ops;
4144
4145 switch (tp->mac_version) {
4146 case RTL_GIGA_MAC_VER_07:
4147 case RTL_GIGA_MAC_VER_08:
4148 case RTL_GIGA_MAC_VER_09:
4149 case RTL_GIGA_MAC_VER_10:
4150 case RTL_GIGA_MAC_VER_16:
4151 case RTL_GIGA_MAC_VER_29:
4152 case RTL_GIGA_MAC_VER_30:
4153 case RTL_GIGA_MAC_VER_37:
4154 case RTL_GIGA_MAC_VER_39:
4155 case RTL_GIGA_MAC_VER_43:
4156 ops->down = r810x_pll_power_down;
4157 ops->up = r810x_pll_power_up;
4158 break;
4159
4160 case RTL_GIGA_MAC_VER_11:
4161 case RTL_GIGA_MAC_VER_12:
4162 case RTL_GIGA_MAC_VER_17:
4163 case RTL_GIGA_MAC_VER_18:
4164 case RTL_GIGA_MAC_VER_19:
4165 case RTL_GIGA_MAC_VER_20:
4166 case RTL_GIGA_MAC_VER_21:
4167 case RTL_GIGA_MAC_VER_22:
4168 case RTL_GIGA_MAC_VER_23:
4169 case RTL_GIGA_MAC_VER_24:
4170 case RTL_GIGA_MAC_VER_25:
4171 case RTL_GIGA_MAC_VER_26:
4172 case RTL_GIGA_MAC_VER_27:
4173 case RTL_GIGA_MAC_VER_28:
4174 case RTL_GIGA_MAC_VER_31:
4175 case RTL_GIGA_MAC_VER_32:
4176 case RTL_GIGA_MAC_VER_33:
4177 case RTL_GIGA_MAC_VER_34:
4178 case RTL_GIGA_MAC_VER_35:
4179 case RTL_GIGA_MAC_VER_36:
4180 case RTL_GIGA_MAC_VER_38:
4181 case RTL_GIGA_MAC_VER_40:
4182 case RTL_GIGA_MAC_VER_41:
4183 case RTL_GIGA_MAC_VER_42:
4184 case RTL_GIGA_MAC_VER_44:
4185 ops->down = r8168_pll_power_down;
4186 ops->up = r8168_pll_power_up;
4187 break;
4188
4189 default:
4190 ops->down = NULL;
4191 ops->up = NULL;
4192 break;
4193 }
4194 }
4195
4196 static void rtl_init_rxcfg(struct rtl8169_private *tp)
4197 {
4198 void __iomem *ioaddr = tp->mmio_addr;
4199
4200 switch (tp->mac_version) {
4201 case RTL_GIGA_MAC_VER_01:
4202 case RTL_GIGA_MAC_VER_02:
4203 case RTL_GIGA_MAC_VER_03:
4204 case RTL_GIGA_MAC_VER_04:
4205 case RTL_GIGA_MAC_VER_05:
4206 case RTL_GIGA_MAC_VER_06:
4207 case RTL_GIGA_MAC_VER_10:
4208 case RTL_GIGA_MAC_VER_11:
4209 case RTL_GIGA_MAC_VER_12:
4210 case RTL_GIGA_MAC_VER_13:
4211 case RTL_GIGA_MAC_VER_14:
4212 case RTL_GIGA_MAC_VER_15:
4213 case RTL_GIGA_MAC_VER_16:
4214 case RTL_GIGA_MAC_VER_17:
4215 RTL_W32(RxConfig, RX_FIFO_THRESH | RX_DMA_BURST);
4216 break;
4217 case RTL_GIGA_MAC_VER_18:
4218 case RTL_GIGA_MAC_VER_19:
4219 case RTL_GIGA_MAC_VER_20:
4220 case RTL_GIGA_MAC_VER_21:
4221 case RTL_GIGA_MAC_VER_22:
4222 case RTL_GIGA_MAC_VER_23:
4223 case RTL_GIGA_MAC_VER_24:
4224 case RTL_GIGA_MAC_VER_34:
4225 case RTL_GIGA_MAC_VER_35:
4226 RTL_W32(RxConfig, RX128_INT_EN | RX_MULTI_EN | RX_DMA_BURST);
4227 break;
4228 case RTL_GIGA_MAC_VER_40:
4229 RTL_W32(RxConfig, RX128_INT_EN | RX_MULTI_EN | RX_DMA_BURST | RX_EARLY_OFF);
4230 break;
4231 case RTL_GIGA_MAC_VER_41:
4232 case RTL_GIGA_MAC_VER_42:
4233 case RTL_GIGA_MAC_VER_43:
4234 case RTL_GIGA_MAC_VER_44:
4235 RTL_W32(RxConfig, RX128_INT_EN | RX_DMA_BURST | RX_EARLY_OFF);
4236 break;
4237 default:
4238 RTL_W32(RxConfig, RX128_INT_EN | RX_DMA_BURST);
4239 break;
4240 }
4241 }
4242
4243 static void rtl8169_init_ring_indexes(struct rtl8169_private *tp)
4244 {
4245 tp->dirty_tx = tp->cur_tx = tp->cur_rx = 0;
4246 }
4247
4248 static void rtl_hw_jumbo_enable(struct rtl8169_private *tp)
4249 {
4250 void __iomem *ioaddr = tp->mmio_addr;
4251
4252 RTL_W8(Cfg9346, Cfg9346_Unlock);
4253 rtl_generic_op(tp, tp->jumbo_ops.enable);
4254 RTL_W8(Cfg9346, Cfg9346_Lock);
4255 }
4256
4257 static void rtl_hw_jumbo_disable(struct rtl8169_private *tp)
4258 {
4259 void __iomem *ioaddr = tp->mmio_addr;
4260
4261 RTL_W8(Cfg9346, Cfg9346_Unlock);
4262 rtl_generic_op(tp, tp->jumbo_ops.disable);
4263 RTL_W8(Cfg9346, Cfg9346_Lock);
4264 }
4265
4266 static void r8168c_hw_jumbo_enable(struct rtl8169_private *tp)
4267 {
4268 void __iomem *ioaddr = tp->mmio_addr;
4269
4270 RTL_W8(Config3, RTL_R8(Config3) | Jumbo_En0);
4271 RTL_W8(Config4, RTL_R8(Config4) | Jumbo_En1);
4272 rtl_tx_performance_tweak(tp->pci_dev, 0x2 << MAX_READ_REQUEST_SHIFT);
4273 }
4274
4275 static void r8168c_hw_jumbo_disable(struct rtl8169_private *tp)
4276 {
4277 void __iomem *ioaddr = tp->mmio_addr;
4278
4279 RTL_W8(Config3, RTL_R8(Config3) & ~Jumbo_En0);
4280 RTL_W8(Config4, RTL_R8(Config4) & ~Jumbo_En1);
4281 rtl_tx_performance_tweak(tp->pci_dev, 0x5 << MAX_READ_REQUEST_SHIFT);
4282 }
4283
4284 static void r8168dp_hw_jumbo_enable(struct rtl8169_private *tp)
4285 {
4286 void __iomem *ioaddr = tp->mmio_addr;
4287
4288 RTL_W8(Config3, RTL_R8(Config3) | Jumbo_En0);
4289 }
4290
4291 static void r8168dp_hw_jumbo_disable(struct rtl8169_private *tp)
4292 {
4293 void __iomem *ioaddr = tp->mmio_addr;
4294
4295 RTL_W8(Config3, RTL_R8(Config3) & ~Jumbo_En0);
4296 }
4297
4298 static void r8168e_hw_jumbo_enable(struct rtl8169_private *tp)
4299 {
4300 void __iomem *ioaddr = tp->mmio_addr;
4301
4302 RTL_W8(MaxTxPacketSize, 0x3f);
4303 RTL_W8(Config3, RTL_R8(Config3) | Jumbo_En0);
4304 RTL_W8(Config4, RTL_R8(Config4) | 0x01);
4305 rtl_tx_performance_tweak(tp->pci_dev, 0x2 << MAX_READ_REQUEST_SHIFT);
4306 }
4307
4308 static void r8168e_hw_jumbo_disable(struct rtl8169_private *tp)
4309 {
4310 void __iomem *ioaddr = tp->mmio_addr;
4311
4312 RTL_W8(MaxTxPacketSize, 0x0c);
4313 RTL_W8(Config3, RTL_R8(Config3) & ~Jumbo_En0);
4314 RTL_W8(Config4, RTL_R8(Config4) & ~0x01);
4315 rtl_tx_performance_tweak(tp->pci_dev, 0x5 << MAX_READ_REQUEST_SHIFT);
4316 }
4317
4318 static void r8168b_0_hw_jumbo_enable(struct rtl8169_private *tp)
4319 {
4320 rtl_tx_performance_tweak(tp->pci_dev,
4321 (0x2 << MAX_READ_REQUEST_SHIFT) | PCI_EXP_DEVCTL_NOSNOOP_EN);
4322 }
4323
4324 static void r8168b_0_hw_jumbo_disable(struct rtl8169_private *tp)
4325 {
4326 rtl_tx_performance_tweak(tp->pci_dev,
4327 (0x5 << MAX_READ_REQUEST_SHIFT) | PCI_EXP_DEVCTL_NOSNOOP_EN);
4328 }
4329
4330 static void r8168b_1_hw_jumbo_enable(struct rtl8169_private *tp)
4331 {
4332 void __iomem *ioaddr = tp->mmio_addr;
4333
4334 r8168b_0_hw_jumbo_enable(tp);
4335
4336 RTL_W8(Config4, RTL_R8(Config4) | (1 << 0));
4337 }
4338
4339 static void r8168b_1_hw_jumbo_disable(struct rtl8169_private *tp)
4340 {
4341 void __iomem *ioaddr = tp->mmio_addr;
4342
4343 r8168b_0_hw_jumbo_disable(tp);
4344
4345 RTL_W8(Config4, RTL_R8(Config4) & ~(1 << 0));
4346 }
4347
4348 static void rtl_init_jumbo_ops(struct rtl8169_private *tp)
4349 {
4350 struct jumbo_ops *ops = &tp->jumbo_ops;
4351
4352 switch (tp->mac_version) {
4353 case RTL_GIGA_MAC_VER_11:
4354 ops->disable = r8168b_0_hw_jumbo_disable;
4355 ops->enable = r8168b_0_hw_jumbo_enable;
4356 break;
4357 case RTL_GIGA_MAC_VER_12:
4358 case RTL_GIGA_MAC_VER_17:
4359 ops->disable = r8168b_1_hw_jumbo_disable;
4360 ops->enable = r8168b_1_hw_jumbo_enable;
4361 break;
4362 case RTL_GIGA_MAC_VER_18: /* Wild guess. Needs info from Realtek. */
4363 case RTL_GIGA_MAC_VER_19:
4364 case RTL_GIGA_MAC_VER_20:
4365 case RTL_GIGA_MAC_VER_21: /* Wild guess. Needs info from Realtek. */
4366 case RTL_GIGA_MAC_VER_22:
4367 case RTL_GIGA_MAC_VER_23:
4368 case RTL_GIGA_MAC_VER_24:
4369 case RTL_GIGA_MAC_VER_25:
4370 case RTL_GIGA_MAC_VER_26:
4371 ops->disable = r8168c_hw_jumbo_disable;
4372 ops->enable = r8168c_hw_jumbo_enable;
4373 break;
4374 case RTL_GIGA_MAC_VER_27:
4375 case RTL_GIGA_MAC_VER_28:
4376 ops->disable = r8168dp_hw_jumbo_disable;
4377 ops->enable = r8168dp_hw_jumbo_enable;
4378 break;
4379 case RTL_GIGA_MAC_VER_31: /* Wild guess. Needs info from Realtek. */
4380 case RTL_GIGA_MAC_VER_32:
4381 case RTL_GIGA_MAC_VER_33:
4382 case RTL_GIGA_MAC_VER_34:
4383 ops->disable = r8168e_hw_jumbo_disable;
4384 ops->enable = r8168e_hw_jumbo_enable;
4385 break;
4386
4387 /*
4388 * No action needed for jumbo frames with 8169.
4389 * No jumbo for 810x at all.
4390 */
4391 case RTL_GIGA_MAC_VER_40:
4392 case RTL_GIGA_MAC_VER_41:
4393 case RTL_GIGA_MAC_VER_42:
4394 case RTL_GIGA_MAC_VER_43:
4395 case RTL_GIGA_MAC_VER_44:
4396 default:
4397 ops->disable = NULL;
4398 ops->enable = NULL;
4399 break;
4400 }
4401 }
4402
4403 DECLARE_RTL_COND(rtl_chipcmd_cond)
4404 {
4405 void __iomem *ioaddr = tp->mmio_addr;
4406
4407 return RTL_R8(ChipCmd) & CmdReset;
4408 }
4409
4410 static void rtl_hw_reset(struct rtl8169_private *tp)
4411 {
4412 void __iomem *ioaddr = tp->mmio_addr;
4413
4414 RTL_W8(ChipCmd, CmdReset);
4415
4416 rtl_udelay_loop_wait_low(tp, &rtl_chipcmd_cond, 100, 100);
4417 }
4418
4419 static void rtl_request_uncached_firmware(struct rtl8169_private *tp)
4420 {
4421 struct rtl_fw *rtl_fw;
4422 const char *name;
4423 int rc = -ENOMEM;
4424
4425 name = rtl_lookup_firmware_name(tp);
4426 if (!name)
4427 goto out_no_firmware;
4428
4429 rtl_fw = kzalloc(sizeof(*rtl_fw), GFP_KERNEL);
4430 if (!rtl_fw)
4431 goto err_warn;
4432
4433 rc = request_firmware(&rtl_fw->fw, name, &tp->pci_dev->dev);
4434 if (rc < 0)
4435 goto err_free;
4436
4437 rc = rtl_check_firmware(tp, rtl_fw);
4438 if (rc < 0)
4439 goto err_release_firmware;
4440
4441 tp->rtl_fw = rtl_fw;
4442 out:
4443 return;
4444
4445 err_release_firmware:
4446 release_firmware(rtl_fw->fw);
4447 err_free:
4448 kfree(rtl_fw);
4449 err_warn:
4450 netif_warn(tp, ifup, tp->dev, "unable to load firmware patch %s (%d)\n",
4451 name, rc);
4452 out_no_firmware:
4453 tp->rtl_fw = NULL;
4454 goto out;
4455 }
4456
4457 static void rtl_request_firmware(struct rtl8169_private *tp)
4458 {
4459 if (IS_ERR(tp->rtl_fw))
4460 rtl_request_uncached_firmware(tp);
4461 }
4462
4463 static void rtl_rx_close(struct rtl8169_private *tp)
4464 {
4465 void __iomem *ioaddr = tp->mmio_addr;
4466
4467 RTL_W32(RxConfig, RTL_R32(RxConfig) & ~RX_CONFIG_ACCEPT_MASK);
4468 }
4469
4470 DECLARE_RTL_COND(rtl_npq_cond)
4471 {
4472 void __iomem *ioaddr = tp->mmio_addr;
4473
4474 return RTL_R8(TxPoll) & NPQ;
4475 }
4476
4477 DECLARE_RTL_COND(rtl_txcfg_empty_cond)
4478 {
4479 void __iomem *ioaddr = tp->mmio_addr;
4480
4481 return RTL_R32(TxConfig) & TXCFG_EMPTY;
4482 }
4483
4484 static void rtl8169_hw_reset(struct rtl8169_private *tp)
4485 {
4486 void __iomem *ioaddr = tp->mmio_addr;
4487
4488 /* Disable interrupts */
4489 rtl8169_irq_mask_and_ack(tp);
4490
4491 rtl_rx_close(tp);
4492
4493 if (tp->mac_version == RTL_GIGA_MAC_VER_27 ||
4494 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
4495 tp->mac_version == RTL_GIGA_MAC_VER_31) {
4496 rtl_udelay_loop_wait_low(tp, &rtl_npq_cond, 20, 42*42);
4497 } else if (tp->mac_version == RTL_GIGA_MAC_VER_34 ||
4498 tp->mac_version == RTL_GIGA_MAC_VER_35 ||
4499 tp->mac_version == RTL_GIGA_MAC_VER_36 ||
4500 tp->mac_version == RTL_GIGA_MAC_VER_37 ||
4501 tp->mac_version == RTL_GIGA_MAC_VER_40 ||
4502 tp->mac_version == RTL_GIGA_MAC_VER_41 ||
4503 tp->mac_version == RTL_GIGA_MAC_VER_42 ||
4504 tp->mac_version == RTL_GIGA_MAC_VER_43 ||
4505 tp->mac_version == RTL_GIGA_MAC_VER_44 ||
4506 tp->mac_version == RTL_GIGA_MAC_VER_38) {
4507 RTL_W8(ChipCmd, RTL_R8(ChipCmd) | StopReq);
4508 rtl_udelay_loop_wait_high(tp, &rtl_txcfg_empty_cond, 100, 666);
4509 } else {
4510 RTL_W8(ChipCmd, RTL_R8(ChipCmd) | StopReq);
4511 udelay(100);
4512 }
4513
4514 rtl_hw_reset(tp);
4515 }
4516
4517 static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp)
4518 {
4519 void __iomem *ioaddr = tp->mmio_addr;
4520
4521 /* Set DMA burst size and Interframe Gap Time */
4522 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
4523 (InterFrameGap << TxInterFrameGapShift));
4524 }
4525
4526 static void rtl_hw_start(struct net_device *dev)
4527 {
4528 struct rtl8169_private *tp = netdev_priv(dev);
4529
4530 tp->hw_start(dev);
4531
4532 rtl_irq_enable_all(tp);
4533 }
4534
4535 static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp,
4536 void __iomem *ioaddr)
4537 {
4538 /*
4539 * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh
4540 * register to be written before TxDescAddrLow to work.
4541 * Switching from MMIO to I/O access fixes the issue as well.
4542 */
4543 RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32);
4544 RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_BIT_MASK(32));
4545 RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32);
4546 RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_BIT_MASK(32));
4547 }
4548
4549 static u16 rtl_rw_cpluscmd(void __iomem *ioaddr)
4550 {
4551 u16 cmd;
4552
4553 cmd = RTL_R16(CPlusCmd);
4554 RTL_W16(CPlusCmd, cmd);
4555 return cmd;
4556 }
4557
4558 static void rtl_set_rx_max_size(void __iomem *ioaddr, unsigned int rx_buf_sz)
4559 {
4560 /* Low hurts. Let's disable the filtering. */
4561 RTL_W16(RxMaxSize, rx_buf_sz + 1);
4562 }
4563
4564 static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version)
4565 {
4566 static const struct rtl_cfg2_info {
4567 u32 mac_version;
4568 u32 clk;
4569 u32 val;
4570 } cfg2_info [] = {
4571 { RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd
4572 { RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff },
4573 { RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe
4574 { RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff }
4575 };
4576 const struct rtl_cfg2_info *p = cfg2_info;
4577 unsigned int i;
4578 u32 clk;
4579
4580 clk = RTL_R8(Config2) & PCI_Clock_66MHz;
4581 for (i = 0; i < ARRAY_SIZE(cfg2_info); i++, p++) {
4582 if ((p->mac_version == mac_version) && (p->clk == clk)) {
4583 RTL_W32(0x7c, p->val);
4584 break;
4585 }
4586 }
4587 }
4588
4589 static void rtl_set_rx_mode(struct net_device *dev)
4590 {
4591 struct rtl8169_private *tp = netdev_priv(dev);
4592 void __iomem *ioaddr = tp->mmio_addr;
4593 u32 mc_filter[2]; /* Multicast hash filter */
4594 int rx_mode;
4595 u32 tmp = 0;
4596
4597 if (dev->flags & IFF_PROMISC) {
4598 /* Unconditionally log net taps. */
4599 netif_notice(tp, link, dev, "Promiscuous mode enabled\n");
4600 rx_mode =
4601 AcceptBroadcast | AcceptMulticast | AcceptMyPhys |
4602 AcceptAllPhys;
4603 mc_filter[1] = mc_filter[0] = 0xffffffff;
4604 } else if ((netdev_mc_count(dev) > multicast_filter_limit) ||
4605 (dev->flags & IFF_ALLMULTI)) {
4606 /* Too many to filter perfectly -- accept all multicasts. */
4607 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys;
4608 mc_filter[1] = mc_filter[0] = 0xffffffff;
4609 } else {
4610 struct netdev_hw_addr *ha;
4611
4612 rx_mode = AcceptBroadcast | AcceptMyPhys;
4613 mc_filter[1] = mc_filter[0] = 0;
4614 netdev_for_each_mc_addr(ha, dev) {
4615 int bit_nr = ether_crc(ETH_ALEN, ha->addr) >> 26;
4616 mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
4617 rx_mode |= AcceptMulticast;
4618 }
4619 }
4620
4621 if (dev->features & NETIF_F_RXALL)
4622 rx_mode |= (AcceptErr | AcceptRunt);
4623
4624 tmp = (RTL_R32(RxConfig) & ~RX_CONFIG_ACCEPT_MASK) | rx_mode;
4625
4626 if (tp->mac_version > RTL_GIGA_MAC_VER_06) {
4627 u32 data = mc_filter[0];
4628
4629 mc_filter[0] = swab32(mc_filter[1]);
4630 mc_filter[1] = swab32(data);
4631 }
4632
4633 if (tp->mac_version == RTL_GIGA_MAC_VER_35)
4634 mc_filter[1] = mc_filter[0] = 0xffffffff;
4635
4636 RTL_W32(MAR0 + 4, mc_filter[1]);
4637 RTL_W32(MAR0 + 0, mc_filter[0]);
4638
4639 RTL_W32(RxConfig, tmp);
4640 }
4641
4642 static void rtl_hw_start_8169(struct net_device *dev)
4643 {
4644 struct rtl8169_private *tp = netdev_priv(dev);
4645 void __iomem *ioaddr = tp->mmio_addr;
4646 struct pci_dev *pdev = tp->pci_dev;
4647
4648 if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
4649 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW);
4650 pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08);
4651 }
4652
4653 RTL_W8(Cfg9346, Cfg9346_Unlock);
4654 if (tp->mac_version == RTL_GIGA_MAC_VER_01 ||
4655 tp->mac_version == RTL_GIGA_MAC_VER_02 ||
4656 tp->mac_version == RTL_GIGA_MAC_VER_03 ||
4657 tp->mac_version == RTL_GIGA_MAC_VER_04)
4658 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
4659
4660 rtl_init_rxcfg(tp);
4661
4662 RTL_W8(EarlyTxThres, NoEarlyTx);
4663
4664 rtl_set_rx_max_size(ioaddr, rx_buf_sz);
4665
4666 if (tp->mac_version == RTL_GIGA_MAC_VER_01 ||
4667 tp->mac_version == RTL_GIGA_MAC_VER_02 ||
4668 tp->mac_version == RTL_GIGA_MAC_VER_03 ||
4669 tp->mac_version == RTL_GIGA_MAC_VER_04)
4670 rtl_set_rx_tx_config_registers(tp);
4671
4672 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
4673
4674 if (tp->mac_version == RTL_GIGA_MAC_VER_02 ||
4675 tp->mac_version == RTL_GIGA_MAC_VER_03) {
4676 dprintk("Set MAC Reg C+CR Offset 0xE0. "
4677 "Bit-3 and bit-14 MUST be 1\n");
4678 tp->cp_cmd |= (1 << 14);
4679 }
4680
4681 RTL_W16(CPlusCmd, tp->cp_cmd);
4682
4683 rtl8169_set_magic_reg(ioaddr, tp->mac_version);
4684
4685 /*
4686 * Undocumented corner. Supposedly:
4687 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
4688 */
4689 RTL_W16(IntrMitigate, 0x0000);
4690
4691 rtl_set_rx_tx_desc_registers(tp, ioaddr);
4692
4693 if (tp->mac_version != RTL_GIGA_MAC_VER_01 &&
4694 tp->mac_version != RTL_GIGA_MAC_VER_02 &&
4695 tp->mac_version != RTL_GIGA_MAC_VER_03 &&
4696 tp->mac_version != RTL_GIGA_MAC_VER_04) {
4697 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
4698 rtl_set_rx_tx_config_registers(tp);
4699 }
4700
4701 RTL_W8(Cfg9346, Cfg9346_Lock);
4702
4703 /* Initially a 10 us delay. Turned it into a PCI commit. - FR */
4704 RTL_R8(IntrMask);
4705
4706 RTL_W32(RxMissed, 0);
4707
4708 rtl_set_rx_mode(dev);
4709
4710 /* no early-rx interrupts */
4711 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
4712 }
4713
4714 static void rtl_csi_write(struct rtl8169_private *tp, int addr, int value)
4715 {
4716 if (tp->csi_ops.write)
4717 tp->csi_ops.write(tp, addr, value);
4718 }
4719
4720 static u32 rtl_csi_read(struct rtl8169_private *tp, int addr)
4721 {
4722 return tp->csi_ops.read ? tp->csi_ops.read(tp, addr) : ~0;
4723 }
4724
4725 static void rtl_csi_access_enable(struct rtl8169_private *tp, u32 bits)
4726 {
4727 u32 csi;
4728
4729 csi = rtl_csi_read(tp, 0x070c) & 0x00ffffff;
4730 rtl_csi_write(tp, 0x070c, csi | bits);
4731 }
4732
4733 static void rtl_csi_access_enable_1(struct rtl8169_private *tp)
4734 {
4735 rtl_csi_access_enable(tp, 0x17000000);
4736 }
4737
4738 static void rtl_csi_access_enable_2(struct rtl8169_private *tp)
4739 {
4740 rtl_csi_access_enable(tp, 0x27000000);
4741 }
4742
4743 DECLARE_RTL_COND(rtl_csiar_cond)
4744 {
4745 void __iomem *ioaddr = tp->mmio_addr;
4746
4747 return RTL_R32(CSIAR) & CSIAR_FLAG;
4748 }
4749
4750 static void r8169_csi_write(struct rtl8169_private *tp, int addr, int value)
4751 {
4752 void __iomem *ioaddr = tp->mmio_addr;
4753
4754 RTL_W32(CSIDR, value);
4755 RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) |
4756 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
4757
4758 rtl_udelay_loop_wait_low(tp, &rtl_csiar_cond, 10, 100);
4759 }
4760
4761 static u32 r8169_csi_read(struct rtl8169_private *tp, int addr)
4762 {
4763 void __iomem *ioaddr = tp->mmio_addr;
4764
4765 RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) |
4766 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
4767
4768 return rtl_udelay_loop_wait_high(tp, &rtl_csiar_cond, 10, 100) ?
4769 RTL_R32(CSIDR) : ~0;
4770 }
4771
4772 static void r8402_csi_write(struct rtl8169_private *tp, int addr, int value)
4773 {
4774 void __iomem *ioaddr = tp->mmio_addr;
4775
4776 RTL_W32(CSIDR, value);
4777 RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) |
4778 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT |
4779 CSIAR_FUNC_NIC);
4780
4781 rtl_udelay_loop_wait_low(tp, &rtl_csiar_cond, 10, 100);
4782 }
4783
4784 static u32 r8402_csi_read(struct rtl8169_private *tp, int addr)
4785 {
4786 void __iomem *ioaddr = tp->mmio_addr;
4787
4788 RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) | CSIAR_FUNC_NIC |
4789 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
4790
4791 return rtl_udelay_loop_wait_high(tp, &rtl_csiar_cond, 10, 100) ?
4792 RTL_R32(CSIDR) : ~0;
4793 }
4794
4795 static void r8411_csi_write(struct rtl8169_private *tp, int addr, int value)
4796 {
4797 void __iomem *ioaddr = tp->mmio_addr;
4798
4799 RTL_W32(CSIDR, value);
4800 RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) |
4801 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT |
4802 CSIAR_FUNC_NIC2);
4803
4804 rtl_udelay_loop_wait_low(tp, &rtl_csiar_cond, 10, 100);
4805 }
4806
4807 static u32 r8411_csi_read(struct rtl8169_private *tp, int addr)
4808 {
4809 void __iomem *ioaddr = tp->mmio_addr;
4810
4811 RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) | CSIAR_FUNC_NIC2 |
4812 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
4813
4814 return rtl_udelay_loop_wait_high(tp, &rtl_csiar_cond, 10, 100) ?
4815 RTL_R32(CSIDR) : ~0;
4816 }
4817
4818 static void rtl_init_csi_ops(struct rtl8169_private *tp)
4819 {
4820 struct csi_ops *ops = &tp->csi_ops;
4821
4822 switch (tp->mac_version) {
4823 case RTL_GIGA_MAC_VER_01:
4824 case RTL_GIGA_MAC_VER_02:
4825 case RTL_GIGA_MAC_VER_03:
4826 case RTL_GIGA_MAC_VER_04:
4827 case RTL_GIGA_MAC_VER_05:
4828 case RTL_GIGA_MAC_VER_06:
4829 case RTL_GIGA_MAC_VER_10:
4830 case RTL_GIGA_MAC_VER_11:
4831 case RTL_GIGA_MAC_VER_12:
4832 case RTL_GIGA_MAC_VER_13:
4833 case RTL_GIGA_MAC_VER_14:
4834 case RTL_GIGA_MAC_VER_15:
4835 case RTL_GIGA_MAC_VER_16:
4836 case RTL_GIGA_MAC_VER_17:
4837 ops->write = NULL;
4838 ops->read = NULL;
4839 break;
4840
4841 case RTL_GIGA_MAC_VER_37:
4842 case RTL_GIGA_MAC_VER_38:
4843 ops->write = r8402_csi_write;
4844 ops->read = r8402_csi_read;
4845 break;
4846
4847 case RTL_GIGA_MAC_VER_44:
4848 ops->write = r8411_csi_write;
4849 ops->read = r8411_csi_read;
4850 break;
4851
4852 default:
4853 ops->write = r8169_csi_write;
4854 ops->read = r8169_csi_read;
4855 break;
4856 }
4857 }
4858
4859 struct ephy_info {
4860 unsigned int offset;
4861 u16 mask;
4862 u16 bits;
4863 };
4864
4865 static void rtl_ephy_init(struct rtl8169_private *tp, const struct ephy_info *e,
4866 int len)
4867 {
4868 u16 w;
4869
4870 while (len-- > 0) {
4871 w = (rtl_ephy_read(tp, e->offset) & ~e->mask) | e->bits;
4872 rtl_ephy_write(tp, e->offset, w);
4873 e++;
4874 }
4875 }
4876
4877 static void rtl_disable_clock_request(struct pci_dev *pdev)
4878 {
4879 pcie_capability_clear_word(pdev, PCI_EXP_LNKCTL,
4880 PCI_EXP_LNKCTL_CLKREQ_EN);
4881 }
4882
4883 static void rtl_enable_clock_request(struct pci_dev *pdev)
4884 {
4885 pcie_capability_set_word(pdev, PCI_EXP_LNKCTL,
4886 PCI_EXP_LNKCTL_CLKREQ_EN);
4887 }
4888
4889 static void rtl_pcie_state_l2l3_enable(struct rtl8169_private *tp, bool enable)
4890 {
4891 void __iomem *ioaddr = tp->mmio_addr;
4892 u8 data;
4893
4894 data = RTL_R8(Config3);
4895
4896 if (enable)
4897 data |= Rdy_to_L23;
4898 else
4899 data &= ~Rdy_to_L23;
4900
4901 RTL_W8(Config3, data);
4902 }
4903
4904 #define R8168_CPCMD_QUIRK_MASK (\
4905 EnableBist | \
4906 Mac_dbgo_oe | \
4907 Force_half_dup | \
4908 Force_rxflow_en | \
4909 Force_txflow_en | \
4910 Cxpl_dbg_sel | \
4911 ASF | \
4912 PktCntrDisable | \
4913 Mac_dbgo_sel)
4914
4915 static void rtl_hw_start_8168bb(struct rtl8169_private *tp)
4916 {
4917 void __iomem *ioaddr = tp->mmio_addr;
4918 struct pci_dev *pdev = tp->pci_dev;
4919
4920 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
4921
4922 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
4923
4924 if (tp->dev->mtu <= ETH_DATA_LEN) {
4925 rtl_tx_performance_tweak(pdev, (0x5 << MAX_READ_REQUEST_SHIFT) |
4926 PCI_EXP_DEVCTL_NOSNOOP_EN);
4927 }
4928 }
4929
4930 static void rtl_hw_start_8168bef(struct rtl8169_private *tp)
4931 {
4932 void __iomem *ioaddr = tp->mmio_addr;
4933
4934 rtl_hw_start_8168bb(tp);
4935
4936 RTL_W8(MaxTxPacketSize, TxPacketMax);
4937
4938 RTL_W8(Config4, RTL_R8(Config4) & ~(1 << 0));
4939 }
4940
4941 static void __rtl_hw_start_8168cp(struct rtl8169_private *tp)
4942 {
4943 void __iomem *ioaddr = tp->mmio_addr;
4944 struct pci_dev *pdev = tp->pci_dev;
4945
4946 RTL_W8(Config1, RTL_R8(Config1) | Speed_down);
4947
4948 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
4949
4950 if (tp->dev->mtu <= ETH_DATA_LEN)
4951 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
4952
4953 rtl_disable_clock_request(pdev);
4954
4955 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
4956 }
4957
4958 static void rtl_hw_start_8168cp_1(struct rtl8169_private *tp)
4959 {
4960 static const struct ephy_info e_info_8168cp[] = {
4961 { 0x01, 0, 0x0001 },
4962 { 0x02, 0x0800, 0x1000 },
4963 { 0x03, 0, 0x0042 },
4964 { 0x06, 0x0080, 0x0000 },
4965 { 0x07, 0, 0x2000 }
4966 };
4967
4968 rtl_csi_access_enable_2(tp);
4969
4970 rtl_ephy_init(tp, e_info_8168cp, ARRAY_SIZE(e_info_8168cp));
4971
4972 __rtl_hw_start_8168cp(tp);
4973 }
4974
4975 static void rtl_hw_start_8168cp_2(struct rtl8169_private *tp)
4976 {
4977 void __iomem *ioaddr = tp->mmio_addr;
4978 struct pci_dev *pdev = tp->pci_dev;
4979
4980 rtl_csi_access_enable_2(tp);
4981
4982 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
4983
4984 if (tp->dev->mtu <= ETH_DATA_LEN)
4985 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
4986
4987 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
4988 }
4989
4990 static void rtl_hw_start_8168cp_3(struct rtl8169_private *tp)
4991 {
4992 void __iomem *ioaddr = tp->mmio_addr;
4993 struct pci_dev *pdev = tp->pci_dev;
4994
4995 rtl_csi_access_enable_2(tp);
4996
4997 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
4998
4999 /* Magic. */
5000 RTL_W8(DBG_REG, 0x20);
5001
5002 RTL_W8(MaxTxPacketSize, TxPacketMax);
5003
5004 if (tp->dev->mtu <= ETH_DATA_LEN)
5005 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5006
5007 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
5008 }
5009
5010 static void rtl_hw_start_8168c_1(struct rtl8169_private *tp)
5011 {
5012 void __iomem *ioaddr = tp->mmio_addr;
5013 static const struct ephy_info e_info_8168c_1[] = {
5014 { 0x02, 0x0800, 0x1000 },
5015 { 0x03, 0, 0x0002 },
5016 { 0x06, 0x0080, 0x0000 }
5017 };
5018
5019 rtl_csi_access_enable_2(tp);
5020
5021 RTL_W8(DBG_REG, 0x06 | FIX_NAK_1 | FIX_NAK_2);
5022
5023 rtl_ephy_init(tp, e_info_8168c_1, ARRAY_SIZE(e_info_8168c_1));
5024
5025 __rtl_hw_start_8168cp(tp);
5026 }
5027
5028 static void rtl_hw_start_8168c_2(struct rtl8169_private *tp)
5029 {
5030 static const struct ephy_info e_info_8168c_2[] = {
5031 { 0x01, 0, 0x0001 },
5032 { 0x03, 0x0400, 0x0220 }
5033 };
5034
5035 rtl_csi_access_enable_2(tp);
5036
5037 rtl_ephy_init(tp, e_info_8168c_2, ARRAY_SIZE(e_info_8168c_2));
5038
5039 __rtl_hw_start_8168cp(tp);
5040 }
5041
5042 static void rtl_hw_start_8168c_3(struct rtl8169_private *tp)
5043 {
5044 rtl_hw_start_8168c_2(tp);
5045 }
5046
5047 static void rtl_hw_start_8168c_4(struct rtl8169_private *tp)
5048 {
5049 rtl_csi_access_enable_2(tp);
5050
5051 __rtl_hw_start_8168cp(tp);
5052 }
5053
5054 static void rtl_hw_start_8168d(struct rtl8169_private *tp)
5055 {
5056 void __iomem *ioaddr = tp->mmio_addr;
5057 struct pci_dev *pdev = tp->pci_dev;
5058
5059 rtl_csi_access_enable_2(tp);
5060
5061 rtl_disable_clock_request(pdev);
5062
5063 RTL_W8(MaxTxPacketSize, TxPacketMax);
5064
5065 if (tp->dev->mtu <= ETH_DATA_LEN)
5066 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5067
5068 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
5069 }
5070
5071 static void rtl_hw_start_8168dp(struct rtl8169_private *tp)
5072 {
5073 void __iomem *ioaddr = tp->mmio_addr;
5074 struct pci_dev *pdev = tp->pci_dev;
5075
5076 rtl_csi_access_enable_1(tp);
5077
5078 if (tp->dev->mtu <= ETH_DATA_LEN)
5079 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5080
5081 RTL_W8(MaxTxPacketSize, TxPacketMax);
5082
5083 rtl_disable_clock_request(pdev);
5084 }
5085
5086 static void rtl_hw_start_8168d_4(struct rtl8169_private *tp)
5087 {
5088 void __iomem *ioaddr = tp->mmio_addr;
5089 struct pci_dev *pdev = tp->pci_dev;
5090 static const struct ephy_info e_info_8168d_4[] = {
5091 { 0x0b, ~0, 0x48 },
5092 { 0x19, 0x20, 0x50 },
5093 { 0x0c, ~0, 0x20 }
5094 };
5095 int i;
5096
5097 rtl_csi_access_enable_1(tp);
5098
5099 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5100
5101 RTL_W8(MaxTxPacketSize, TxPacketMax);
5102
5103 for (i = 0; i < ARRAY_SIZE(e_info_8168d_4); i++) {
5104 const struct ephy_info *e = e_info_8168d_4 + i;
5105 u16 w;
5106
5107 w = rtl_ephy_read(tp, e->offset);
5108 rtl_ephy_write(tp, 0x03, (w & e->mask) | e->bits);
5109 }
5110
5111 rtl_enable_clock_request(pdev);
5112 }
5113
5114 static void rtl_hw_start_8168e_1(struct rtl8169_private *tp)
5115 {
5116 void __iomem *ioaddr = tp->mmio_addr;
5117 struct pci_dev *pdev = tp->pci_dev;
5118 static const struct ephy_info e_info_8168e_1[] = {
5119 { 0x00, 0x0200, 0x0100 },
5120 { 0x00, 0x0000, 0x0004 },
5121 { 0x06, 0x0002, 0x0001 },
5122 { 0x06, 0x0000, 0x0030 },
5123 { 0x07, 0x0000, 0x2000 },
5124 { 0x00, 0x0000, 0x0020 },
5125 { 0x03, 0x5800, 0x2000 },
5126 { 0x03, 0x0000, 0x0001 },
5127 { 0x01, 0x0800, 0x1000 },
5128 { 0x07, 0x0000, 0x4000 },
5129 { 0x1e, 0x0000, 0x2000 },
5130 { 0x19, 0xffff, 0xfe6c },
5131 { 0x0a, 0x0000, 0x0040 }
5132 };
5133
5134 rtl_csi_access_enable_2(tp);
5135
5136 rtl_ephy_init(tp, e_info_8168e_1, ARRAY_SIZE(e_info_8168e_1));
5137
5138 if (tp->dev->mtu <= ETH_DATA_LEN)
5139 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5140
5141 RTL_W8(MaxTxPacketSize, TxPacketMax);
5142
5143 rtl_disable_clock_request(pdev);
5144
5145 /* Reset tx FIFO pointer */
5146 RTL_W32(MISC, RTL_R32(MISC) | TXPLA_RST);
5147 RTL_W32(MISC, RTL_R32(MISC) & ~TXPLA_RST);
5148
5149 RTL_W8(Config5, RTL_R8(Config5) & ~Spi_en);
5150 }
5151
5152 static void rtl_hw_start_8168e_2(struct rtl8169_private *tp)
5153 {
5154 void __iomem *ioaddr = tp->mmio_addr;
5155 struct pci_dev *pdev = tp->pci_dev;
5156 static const struct ephy_info e_info_8168e_2[] = {
5157 { 0x09, 0x0000, 0x0080 },
5158 { 0x19, 0x0000, 0x0224 }
5159 };
5160
5161 rtl_csi_access_enable_1(tp);
5162
5163 rtl_ephy_init(tp, e_info_8168e_2, ARRAY_SIZE(e_info_8168e_2));
5164
5165 if (tp->dev->mtu <= ETH_DATA_LEN)
5166 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5167
5168 rtl_eri_write(tp, 0xc0, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
5169 rtl_eri_write(tp, 0xb8, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
5170 rtl_eri_write(tp, 0xc8, ERIAR_MASK_1111, 0x00100002, ERIAR_EXGMAC);
5171 rtl_eri_write(tp, 0xe8, ERIAR_MASK_1111, 0x00100006, ERIAR_EXGMAC);
5172 rtl_eri_write(tp, 0xcc, ERIAR_MASK_1111, 0x00000050, ERIAR_EXGMAC);
5173 rtl_eri_write(tp, 0xd0, ERIAR_MASK_1111, 0x07ff0060, ERIAR_EXGMAC);
5174 rtl_w1w0_eri(tp, 0x1b0, ERIAR_MASK_0001, 0x10, 0x00, ERIAR_EXGMAC);
5175 rtl_w1w0_eri(tp, 0x0d4, ERIAR_MASK_0011, 0x0c00, 0xff00, ERIAR_EXGMAC);
5176
5177 RTL_W8(MaxTxPacketSize, EarlySize);
5178
5179 rtl_disable_clock_request(pdev);
5180
5181 RTL_W32(TxConfig, RTL_R32(TxConfig) | TXCFG_AUTO_FIFO);
5182 RTL_W8(MCU, RTL_R8(MCU) & ~NOW_IS_OOB);
5183
5184 /* Adjust EEE LED frequency */
5185 RTL_W8(EEE_LED, RTL_R8(EEE_LED) & ~0x07);
5186
5187 RTL_W8(DLLPR, RTL_R8(DLLPR) | PFM_EN);
5188 RTL_W32(MISC, RTL_R32(MISC) | PWM_EN);
5189 RTL_W8(Config5, RTL_R8(Config5) & ~Spi_en);
5190 }
5191
5192 static void rtl_hw_start_8168f(struct rtl8169_private *tp)
5193 {
5194 void __iomem *ioaddr = tp->mmio_addr;
5195 struct pci_dev *pdev = tp->pci_dev;
5196
5197 rtl_csi_access_enable_2(tp);
5198
5199 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5200
5201 rtl_eri_write(tp, 0xc0, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
5202 rtl_eri_write(tp, 0xb8, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
5203 rtl_eri_write(tp, 0xc8, ERIAR_MASK_1111, 0x00100002, ERIAR_EXGMAC);
5204 rtl_eri_write(tp, 0xe8, ERIAR_MASK_1111, 0x00100006, ERIAR_EXGMAC);
5205 rtl_w1w0_eri(tp, 0xdc, ERIAR_MASK_0001, 0x00, 0x01, ERIAR_EXGMAC);
5206 rtl_w1w0_eri(tp, 0xdc, ERIAR_MASK_0001, 0x01, 0x00, ERIAR_EXGMAC);
5207 rtl_w1w0_eri(tp, 0x1b0, ERIAR_MASK_0001, 0x10, 0x00, ERIAR_EXGMAC);
5208 rtl_w1w0_eri(tp, 0x1d0, ERIAR_MASK_0001, 0x10, 0x00, ERIAR_EXGMAC);
5209 rtl_eri_write(tp, 0xcc, ERIAR_MASK_1111, 0x00000050, ERIAR_EXGMAC);
5210 rtl_eri_write(tp, 0xd0, ERIAR_MASK_1111, 0x00000060, ERIAR_EXGMAC);
5211
5212 RTL_W8(MaxTxPacketSize, EarlySize);
5213
5214 rtl_disable_clock_request(pdev);
5215
5216 RTL_W32(TxConfig, RTL_R32(TxConfig) | TXCFG_AUTO_FIFO);
5217 RTL_W8(MCU, RTL_R8(MCU) & ~NOW_IS_OOB);
5218 RTL_W8(DLLPR, RTL_R8(DLLPR) | PFM_EN);
5219 RTL_W32(MISC, RTL_R32(MISC) | PWM_EN);
5220 RTL_W8(Config5, RTL_R8(Config5) & ~Spi_en);
5221 }
5222
5223 static void rtl_hw_start_8168f_1(struct rtl8169_private *tp)
5224 {
5225 void __iomem *ioaddr = tp->mmio_addr;
5226 static const struct ephy_info e_info_8168f_1[] = {
5227 { 0x06, 0x00c0, 0x0020 },
5228 { 0x08, 0x0001, 0x0002 },
5229 { 0x09, 0x0000, 0x0080 },
5230 { 0x19, 0x0000, 0x0224 }
5231 };
5232
5233 rtl_hw_start_8168f(tp);
5234
5235 rtl_ephy_init(tp, e_info_8168f_1, ARRAY_SIZE(e_info_8168f_1));
5236
5237 rtl_w1w0_eri(tp, 0x0d4, ERIAR_MASK_0011, 0x0c00, 0xff00, ERIAR_EXGMAC);
5238
5239 /* Adjust EEE LED frequency */
5240 RTL_W8(EEE_LED, RTL_R8(EEE_LED) & ~0x07);
5241 }
5242
5243 static void rtl_hw_start_8411(struct rtl8169_private *tp)
5244 {
5245 static const struct ephy_info e_info_8168f_1[] = {
5246 { 0x06, 0x00c0, 0x0020 },
5247 { 0x0f, 0xffff, 0x5200 },
5248 { 0x1e, 0x0000, 0x4000 },
5249 { 0x19, 0x0000, 0x0224 }
5250 };
5251
5252 rtl_hw_start_8168f(tp);
5253 rtl_pcie_state_l2l3_enable(tp, false);
5254
5255 rtl_ephy_init(tp, e_info_8168f_1, ARRAY_SIZE(e_info_8168f_1));
5256
5257 rtl_w1w0_eri(tp, 0x0d4, ERIAR_MASK_0011, 0x0c00, 0x0000, ERIAR_EXGMAC);
5258 }
5259
5260 static void rtl_hw_start_8168g_1(struct rtl8169_private *tp)
5261 {
5262 void __iomem *ioaddr = tp->mmio_addr;
5263 struct pci_dev *pdev = tp->pci_dev;
5264
5265 RTL_W32(TxConfig, RTL_R32(TxConfig) | TXCFG_AUTO_FIFO);
5266
5267 rtl_eri_write(tp, 0xc8, ERIAR_MASK_0101, 0x080002, ERIAR_EXGMAC);
5268 rtl_eri_write(tp, 0xcc, ERIAR_MASK_0001, 0x38, ERIAR_EXGMAC);
5269 rtl_eri_write(tp, 0xd0, ERIAR_MASK_0001, 0x48, ERIAR_EXGMAC);
5270 rtl_eri_write(tp, 0xe8, ERIAR_MASK_1111, 0x00100006, ERIAR_EXGMAC);
5271
5272 rtl_csi_access_enable_1(tp);
5273
5274 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5275
5276 rtl_w1w0_eri(tp, 0xdc, ERIAR_MASK_0001, 0x00, 0x01, ERIAR_EXGMAC);
5277 rtl_w1w0_eri(tp, 0xdc, ERIAR_MASK_0001, 0x01, 0x00, ERIAR_EXGMAC);
5278 rtl_eri_write(tp, 0x2f8, ERIAR_MASK_0011, 0x1d8f, ERIAR_EXGMAC);
5279
5280 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
5281 RTL_W32(MISC, RTL_R32(MISC) & ~RXDV_GATED_EN);
5282 RTL_W8(MaxTxPacketSize, EarlySize);
5283
5284 rtl_eri_write(tp, 0xc0, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
5285 rtl_eri_write(tp, 0xb8, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
5286
5287 /* Adjust EEE LED frequency */
5288 RTL_W8(EEE_LED, RTL_R8(EEE_LED) & ~0x07);
5289
5290 rtl_w1w0_eri(tp, 0x2fc, ERIAR_MASK_0001, 0x01, 0x06, ERIAR_EXGMAC);
5291 rtl_w1w0_eri(tp, 0x1b0, ERIAR_MASK_0011, 0x0000, 0x1000, ERIAR_EXGMAC);
5292
5293 rtl_pcie_state_l2l3_enable(tp, false);
5294 }
5295
5296 static void rtl_hw_start_8168g_2(struct rtl8169_private *tp)
5297 {
5298 void __iomem *ioaddr = tp->mmio_addr;
5299 static const struct ephy_info e_info_8168g_2[] = {
5300 { 0x00, 0x0000, 0x0008 },
5301 { 0x0c, 0x3df0, 0x0200 },
5302 { 0x19, 0xffff, 0xfc00 },
5303 { 0x1e, 0xffff, 0x20eb }
5304 };
5305
5306 rtl_hw_start_8168g_1(tp);
5307
5308 /* disable aspm and clock request before access ephy */
5309 RTL_W8(Config2, RTL_R8(Config2) & ~ClkReqEn);
5310 RTL_W8(Config5, RTL_R8(Config5) & ~ASPM_en);
5311 rtl_ephy_init(tp, e_info_8168g_2, ARRAY_SIZE(e_info_8168g_2));
5312 }
5313
5314 static void rtl_hw_start_8411_2(struct rtl8169_private *tp)
5315 {
5316 void __iomem *ioaddr = tp->mmio_addr;
5317 static const struct ephy_info e_info_8411_2[] = {
5318 { 0x00, 0x0000, 0x0008 },
5319 { 0x0c, 0x3df0, 0x0200 },
5320 { 0x0f, 0xffff, 0x5200 },
5321 { 0x19, 0x0020, 0x0000 },
5322 { 0x1e, 0x0000, 0x2000 }
5323 };
5324
5325 rtl_hw_start_8168g_1(tp);
5326
5327 /* disable aspm and clock request before access ephy */
5328 RTL_W8(Config2, RTL_R8(Config2) & ~ClkReqEn);
5329 RTL_W8(Config5, RTL_R8(Config5) & ~ASPM_en);
5330 rtl_ephy_init(tp, e_info_8411_2, ARRAY_SIZE(e_info_8411_2));
5331 }
5332
5333 static void rtl_hw_start_8168(struct net_device *dev)
5334 {
5335 struct rtl8169_private *tp = netdev_priv(dev);
5336 void __iomem *ioaddr = tp->mmio_addr;
5337
5338 RTL_W8(Cfg9346, Cfg9346_Unlock);
5339
5340 RTL_W8(MaxTxPacketSize, TxPacketMax);
5341
5342 rtl_set_rx_max_size(ioaddr, rx_buf_sz);
5343
5344 tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1;
5345
5346 RTL_W16(CPlusCmd, tp->cp_cmd);
5347
5348 RTL_W16(IntrMitigate, 0x5151);
5349
5350 /* Work around for RxFIFO overflow. */
5351 if (tp->mac_version == RTL_GIGA_MAC_VER_11) {
5352 tp->event_slow |= RxFIFOOver | PCSTimeout;
5353 tp->event_slow &= ~RxOverflow;
5354 }
5355
5356 rtl_set_rx_tx_desc_registers(tp, ioaddr);
5357
5358 rtl_set_rx_tx_config_registers(tp);
5359
5360 RTL_R8(IntrMask);
5361
5362 switch (tp->mac_version) {
5363 case RTL_GIGA_MAC_VER_11:
5364 rtl_hw_start_8168bb(tp);
5365 break;
5366
5367 case RTL_GIGA_MAC_VER_12:
5368 case RTL_GIGA_MAC_VER_17:
5369 rtl_hw_start_8168bef(tp);
5370 break;
5371
5372 case RTL_GIGA_MAC_VER_18:
5373 rtl_hw_start_8168cp_1(tp);
5374 break;
5375
5376 case RTL_GIGA_MAC_VER_19:
5377 rtl_hw_start_8168c_1(tp);
5378 break;
5379
5380 case RTL_GIGA_MAC_VER_20:
5381 rtl_hw_start_8168c_2(tp);
5382 break;
5383
5384 case RTL_GIGA_MAC_VER_21:
5385 rtl_hw_start_8168c_3(tp);
5386 break;
5387
5388 case RTL_GIGA_MAC_VER_22:
5389 rtl_hw_start_8168c_4(tp);
5390 break;
5391
5392 case RTL_GIGA_MAC_VER_23:
5393 rtl_hw_start_8168cp_2(tp);
5394 break;
5395
5396 case RTL_GIGA_MAC_VER_24:
5397 rtl_hw_start_8168cp_3(tp);
5398 break;
5399
5400 case RTL_GIGA_MAC_VER_25:
5401 case RTL_GIGA_MAC_VER_26:
5402 case RTL_GIGA_MAC_VER_27:
5403 rtl_hw_start_8168d(tp);
5404 break;
5405
5406 case RTL_GIGA_MAC_VER_28:
5407 rtl_hw_start_8168d_4(tp);
5408 break;
5409
5410 case RTL_GIGA_MAC_VER_31:
5411 rtl_hw_start_8168dp(tp);
5412 break;
5413
5414 case RTL_GIGA_MAC_VER_32:
5415 case RTL_GIGA_MAC_VER_33:
5416 rtl_hw_start_8168e_1(tp);
5417 break;
5418 case RTL_GIGA_MAC_VER_34:
5419 rtl_hw_start_8168e_2(tp);
5420 break;
5421
5422 case RTL_GIGA_MAC_VER_35:
5423 case RTL_GIGA_MAC_VER_36:
5424 rtl_hw_start_8168f_1(tp);
5425 break;
5426
5427 case RTL_GIGA_MAC_VER_38:
5428 rtl_hw_start_8411(tp);
5429 break;
5430
5431 case RTL_GIGA_MAC_VER_40:
5432 case RTL_GIGA_MAC_VER_41:
5433 rtl_hw_start_8168g_1(tp);
5434 break;
5435 case RTL_GIGA_MAC_VER_42:
5436 rtl_hw_start_8168g_2(tp);
5437 break;
5438
5439 case RTL_GIGA_MAC_VER_44:
5440 rtl_hw_start_8411_2(tp);
5441 break;
5442
5443 default:
5444 printk(KERN_ERR PFX "%s: unknown chipset (mac_version = %d).\n",
5445 dev->name, tp->mac_version);
5446 break;
5447 }
5448
5449 RTL_W8(Cfg9346, Cfg9346_Lock);
5450
5451 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
5452
5453 rtl_set_rx_mode(dev);
5454
5455 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
5456 }
5457
5458 #define R810X_CPCMD_QUIRK_MASK (\
5459 EnableBist | \
5460 Mac_dbgo_oe | \
5461 Force_half_dup | \
5462 Force_rxflow_en | \
5463 Force_txflow_en | \
5464 Cxpl_dbg_sel | \
5465 ASF | \
5466 PktCntrDisable | \
5467 Mac_dbgo_sel)
5468
5469 static void rtl_hw_start_8102e_1(struct rtl8169_private *tp)
5470 {
5471 void __iomem *ioaddr = tp->mmio_addr;
5472 struct pci_dev *pdev = tp->pci_dev;
5473 static const struct ephy_info e_info_8102e_1[] = {
5474 { 0x01, 0, 0x6e65 },
5475 { 0x02, 0, 0x091f },
5476 { 0x03, 0, 0xc2f9 },
5477 { 0x06, 0, 0xafb5 },
5478 { 0x07, 0, 0x0e00 },
5479 { 0x19, 0, 0xec80 },
5480 { 0x01, 0, 0x2e65 },
5481 { 0x01, 0, 0x6e65 }
5482 };
5483 u8 cfg1;
5484
5485 rtl_csi_access_enable_2(tp);
5486
5487 RTL_W8(DBG_REG, FIX_NAK_1);
5488
5489 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5490
5491 RTL_W8(Config1,
5492 LEDS1 | LEDS0 | Speed_down | MEMMAP | IOMAP | VPD | PMEnable);
5493 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
5494
5495 cfg1 = RTL_R8(Config1);
5496 if ((cfg1 & LEDS0) && (cfg1 & LEDS1))
5497 RTL_W8(Config1, cfg1 & ~LEDS0);
5498
5499 rtl_ephy_init(tp, e_info_8102e_1, ARRAY_SIZE(e_info_8102e_1));
5500 }
5501
5502 static void rtl_hw_start_8102e_2(struct rtl8169_private *tp)
5503 {
5504 void __iomem *ioaddr = tp->mmio_addr;
5505 struct pci_dev *pdev = tp->pci_dev;
5506
5507 rtl_csi_access_enable_2(tp);
5508
5509 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
5510
5511 RTL_W8(Config1, MEMMAP | IOMAP | VPD | PMEnable);
5512 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
5513 }
5514
5515 static void rtl_hw_start_8102e_3(struct rtl8169_private *tp)
5516 {
5517 rtl_hw_start_8102e_2(tp);
5518
5519 rtl_ephy_write(tp, 0x03, 0xc2f9);
5520 }
5521
5522 static void rtl_hw_start_8105e_1(struct rtl8169_private *tp)
5523 {
5524 void __iomem *ioaddr = tp->mmio_addr;
5525 static const struct ephy_info e_info_8105e_1[] = {
5526 { 0x07, 0, 0x4000 },
5527 { 0x19, 0, 0x0200 },
5528 { 0x19, 0, 0x0020 },
5529 { 0x1e, 0, 0x2000 },
5530 { 0x03, 0, 0x0001 },
5531 { 0x19, 0, 0x0100 },
5532 { 0x19, 0, 0x0004 },
5533 { 0x0a, 0, 0x0020 }
5534 };
5535
5536 /* Force LAN exit from ASPM if Rx/Tx are not idle */
5537 RTL_W32(FuncEvent, RTL_R32(FuncEvent) | 0x002800);
5538
5539 /* Disable Early Tally Counter */
5540 RTL_W32(FuncEvent, RTL_R32(FuncEvent) & ~0x010000);
5541
5542 RTL_W8(MCU, RTL_R8(MCU) | EN_NDP | EN_OOB_RESET);
5543 RTL_W8(DLLPR, RTL_R8(DLLPR) | PFM_EN);
5544
5545 rtl_ephy_init(tp, e_info_8105e_1, ARRAY_SIZE(e_info_8105e_1));
5546
5547 rtl_pcie_state_l2l3_enable(tp, false);
5548 }
5549
5550 static void rtl_hw_start_8105e_2(struct rtl8169_private *tp)
5551 {
5552 rtl_hw_start_8105e_1(tp);
5553 rtl_ephy_write(tp, 0x1e, rtl_ephy_read(tp, 0x1e) | 0x8000);
5554 }
5555
5556 static void rtl_hw_start_8402(struct rtl8169_private *tp)
5557 {
5558 void __iomem *ioaddr = tp->mmio_addr;
5559 static const struct ephy_info e_info_8402[] = {
5560 { 0x19, 0xffff, 0xff64 },
5561 { 0x1e, 0, 0x4000 }
5562 };
5563
5564 rtl_csi_access_enable_2(tp);
5565
5566 /* Force LAN exit from ASPM if Rx/Tx are not idle */
5567 RTL_W32(FuncEvent, RTL_R32(FuncEvent) | 0x002800);
5568
5569 RTL_W32(TxConfig, RTL_R32(TxConfig) | TXCFG_AUTO_FIFO);
5570 RTL_W8(MCU, RTL_R8(MCU) & ~NOW_IS_OOB);
5571
5572 rtl_ephy_init(tp, e_info_8402, ARRAY_SIZE(e_info_8402));
5573
5574 rtl_tx_performance_tweak(tp->pci_dev, 0x5 << MAX_READ_REQUEST_SHIFT);
5575
5576 rtl_eri_write(tp, 0xc8, ERIAR_MASK_1111, 0x00000002, ERIAR_EXGMAC);
5577 rtl_eri_write(tp, 0xe8, ERIAR_MASK_1111, 0x00000006, ERIAR_EXGMAC);
5578 rtl_w1w0_eri(tp, 0xdc, ERIAR_MASK_0001, 0x00, 0x01, ERIAR_EXGMAC);
5579 rtl_w1w0_eri(tp, 0xdc, ERIAR_MASK_0001, 0x01, 0x00, ERIAR_EXGMAC);
5580 rtl_eri_write(tp, 0xc0, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
5581 rtl_eri_write(tp, 0xb8, ERIAR_MASK_0011, 0x0000, ERIAR_EXGMAC);
5582 rtl_w1w0_eri(tp, 0x0d4, ERIAR_MASK_0011, 0x0e00, 0xff00, ERIAR_EXGMAC);
5583
5584 rtl_pcie_state_l2l3_enable(tp, false);
5585 }
5586
5587 static void rtl_hw_start_8106(struct rtl8169_private *tp)
5588 {
5589 void __iomem *ioaddr = tp->mmio_addr;
5590
5591 /* Force LAN exit from ASPM if Rx/Tx are not idle */
5592 RTL_W32(FuncEvent, RTL_R32(FuncEvent) | 0x002800);
5593
5594 RTL_W32(MISC, (RTL_R32(MISC) | DISABLE_LAN_EN) & ~EARLY_TALLY_EN);
5595 RTL_W8(MCU, RTL_R8(MCU) | EN_NDP | EN_OOB_RESET);
5596 RTL_W8(DLLPR, RTL_R8(DLLPR) & ~PFM_EN);
5597
5598 rtl_pcie_state_l2l3_enable(tp, false);
5599 }
5600
5601 static void rtl_hw_start_8101(struct net_device *dev)
5602 {
5603 struct rtl8169_private *tp = netdev_priv(dev);
5604 void __iomem *ioaddr = tp->mmio_addr;
5605 struct pci_dev *pdev = tp->pci_dev;
5606
5607 if (tp->mac_version >= RTL_GIGA_MAC_VER_30)
5608 tp->event_slow &= ~RxFIFOOver;
5609
5610 if (tp->mac_version == RTL_GIGA_MAC_VER_13 ||
5611 tp->mac_version == RTL_GIGA_MAC_VER_16)
5612 pcie_capability_set_word(pdev, PCI_EXP_DEVCTL,
5613 PCI_EXP_DEVCTL_NOSNOOP_EN);
5614
5615 RTL_W8(Cfg9346, Cfg9346_Unlock);
5616
5617 RTL_W8(MaxTxPacketSize, TxPacketMax);
5618
5619 rtl_set_rx_max_size(ioaddr, rx_buf_sz);
5620
5621 tp->cp_cmd &= ~R810X_CPCMD_QUIRK_MASK;
5622 RTL_W16(CPlusCmd, tp->cp_cmd);
5623
5624 rtl_set_rx_tx_desc_registers(tp, ioaddr);
5625
5626 rtl_set_rx_tx_config_registers(tp);
5627
5628 switch (tp->mac_version) {
5629 case RTL_GIGA_MAC_VER_07:
5630 rtl_hw_start_8102e_1(tp);
5631 break;
5632
5633 case RTL_GIGA_MAC_VER_08:
5634 rtl_hw_start_8102e_3(tp);
5635 break;
5636
5637 case RTL_GIGA_MAC_VER_09:
5638 rtl_hw_start_8102e_2(tp);
5639 break;
5640
5641 case RTL_GIGA_MAC_VER_29:
5642 rtl_hw_start_8105e_1(tp);
5643 break;
5644 case RTL_GIGA_MAC_VER_30:
5645 rtl_hw_start_8105e_2(tp);
5646 break;
5647
5648 case RTL_GIGA_MAC_VER_37:
5649 rtl_hw_start_8402(tp);
5650 break;
5651
5652 case RTL_GIGA_MAC_VER_39:
5653 rtl_hw_start_8106(tp);
5654 break;
5655 case RTL_GIGA_MAC_VER_43:
5656 rtl_hw_start_8168g_2(tp);
5657 break;
5658 }
5659
5660 RTL_W8(Cfg9346, Cfg9346_Lock);
5661
5662 RTL_W16(IntrMitigate, 0x0000);
5663
5664 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
5665
5666 rtl_set_rx_mode(dev);
5667
5668 RTL_R8(IntrMask);
5669
5670 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000);
5671 }
5672
5673 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu)
5674 {
5675 struct rtl8169_private *tp = netdev_priv(dev);
5676
5677 if (new_mtu < ETH_ZLEN ||
5678 new_mtu > rtl_chip_infos[tp->mac_version].jumbo_max)
5679 return -EINVAL;
5680
5681 if (new_mtu > ETH_DATA_LEN)
5682 rtl_hw_jumbo_enable(tp);
5683 else
5684 rtl_hw_jumbo_disable(tp);
5685
5686 dev->mtu = new_mtu;
5687 netdev_update_features(dev);
5688
5689 return 0;
5690 }
5691
5692 static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc)
5693 {
5694 desc->addr = cpu_to_le64(0x0badbadbadbadbadull);
5695 desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask);
5696 }
5697
5698 static void rtl8169_free_rx_databuff(struct rtl8169_private *tp,
5699 void **data_buff, struct RxDesc *desc)
5700 {
5701 dma_unmap_single(&tp->pci_dev->dev, le64_to_cpu(desc->addr), rx_buf_sz,
5702 DMA_FROM_DEVICE);
5703
5704 kfree(*data_buff);
5705 *data_buff = NULL;
5706 rtl8169_make_unusable_by_asic(desc);
5707 }
5708
5709 static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz)
5710 {
5711 u32 eor = le32_to_cpu(desc->opts1) & RingEnd;
5712
5713 desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz);
5714 }
5715
5716 static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping,
5717 u32 rx_buf_sz)
5718 {
5719 desc->addr = cpu_to_le64(mapping);
5720 wmb();
5721 rtl8169_mark_to_asic(desc, rx_buf_sz);
5722 }
5723
5724 static inline void *rtl8169_align(void *data)
5725 {
5726 return (void *)ALIGN((long)data, 16);
5727 }
5728
5729 static struct sk_buff *rtl8169_alloc_rx_data(struct rtl8169_private *tp,
5730 struct RxDesc *desc)
5731 {
5732 void *data;
5733 dma_addr_t mapping;
5734 struct device *d = &tp->pci_dev->dev;
5735 struct net_device *dev = tp->dev;
5736 int node = dev->dev.parent ? dev_to_node(dev->dev.parent) : -1;
5737
5738 data = kmalloc_node(rx_buf_sz, GFP_KERNEL, node);
5739 if (!data)
5740 return NULL;
5741
5742 if (rtl8169_align(data) != data) {
5743 kfree(data);
5744 data = kmalloc_node(rx_buf_sz + 15, GFP_KERNEL, node);
5745 if (!data)
5746 return NULL;
5747 }
5748
5749 mapping = dma_map_single(d, rtl8169_align(data), rx_buf_sz,
5750 DMA_FROM_DEVICE);
5751 if (unlikely(dma_mapping_error(d, mapping))) {
5752 if (net_ratelimit())
5753 netif_err(tp, drv, tp->dev, "Failed to map RX DMA!\n");
5754 goto err_out;
5755 }
5756
5757 rtl8169_map_to_asic(desc, mapping, rx_buf_sz);
5758 return data;
5759
5760 err_out:
5761 kfree(data);
5762 return NULL;
5763 }
5764
5765 static void rtl8169_rx_clear(struct rtl8169_private *tp)
5766 {
5767 unsigned int i;
5768
5769 for (i = 0; i < NUM_RX_DESC; i++) {
5770 if (tp->Rx_databuff[i]) {
5771 rtl8169_free_rx_databuff(tp, tp->Rx_databuff + i,
5772 tp->RxDescArray + i);
5773 }
5774 }
5775 }
5776
5777 static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc)
5778 {
5779 desc->opts1 |= cpu_to_le32(RingEnd);
5780 }
5781
5782 static int rtl8169_rx_fill(struct rtl8169_private *tp)
5783 {
5784 unsigned int i;
5785
5786 for (i = 0; i < NUM_RX_DESC; i++) {
5787 void *data;
5788
5789 if (tp->Rx_databuff[i])
5790 continue;
5791
5792 data = rtl8169_alloc_rx_data(tp, tp->RxDescArray + i);
5793 if (!data) {
5794 rtl8169_make_unusable_by_asic(tp->RxDescArray + i);
5795 goto err_out;
5796 }
5797 tp->Rx_databuff[i] = data;
5798 }
5799
5800 rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1);
5801 return 0;
5802
5803 err_out:
5804 rtl8169_rx_clear(tp);
5805 return -ENOMEM;
5806 }
5807
5808 static int rtl8169_init_ring(struct net_device *dev)
5809 {
5810 struct rtl8169_private *tp = netdev_priv(dev);
5811
5812 rtl8169_init_ring_indexes(tp);
5813
5814 memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info));
5815 memset(tp->Rx_databuff, 0x0, NUM_RX_DESC * sizeof(void *));
5816
5817 return rtl8169_rx_fill(tp);
5818 }
5819
5820 static void rtl8169_unmap_tx_skb(struct device *d, struct ring_info *tx_skb,
5821 struct TxDesc *desc)
5822 {
5823 unsigned int len = tx_skb->len;
5824
5825 dma_unmap_single(d, le64_to_cpu(desc->addr), len, DMA_TO_DEVICE);
5826
5827 desc->opts1 = 0x00;
5828 desc->opts2 = 0x00;
5829 desc->addr = 0x00;
5830 tx_skb->len = 0;
5831 }
5832
5833 static void rtl8169_tx_clear_range(struct rtl8169_private *tp, u32 start,
5834 unsigned int n)
5835 {
5836 unsigned int i;
5837
5838 for (i = 0; i < n; i++) {
5839 unsigned int entry = (start + i) % NUM_TX_DESC;
5840 struct ring_info *tx_skb = tp->tx_skb + entry;
5841 unsigned int len = tx_skb->len;
5842
5843 if (len) {
5844 struct sk_buff *skb = tx_skb->skb;
5845
5846 rtl8169_unmap_tx_skb(&tp->pci_dev->dev, tx_skb,
5847 tp->TxDescArray + entry);
5848 if (skb) {
5849 tp->dev->stats.tx_dropped++;
5850 dev_kfree_skb_any(skb);
5851 tx_skb->skb = NULL;
5852 }
5853 }
5854 }
5855 }
5856
5857 static void rtl8169_tx_clear(struct rtl8169_private *tp)
5858 {
5859 rtl8169_tx_clear_range(tp, tp->dirty_tx, NUM_TX_DESC);
5860 tp->cur_tx = tp->dirty_tx = 0;
5861 }
5862
5863 static void rtl_reset_work(struct rtl8169_private *tp)
5864 {
5865 struct net_device *dev = tp->dev;
5866 int i;
5867
5868 napi_disable(&tp->napi);
5869 netif_stop_queue(dev);
5870 synchronize_sched();
5871
5872 rtl8169_hw_reset(tp);
5873
5874 for (i = 0; i < NUM_RX_DESC; i++)
5875 rtl8169_mark_to_asic(tp->RxDescArray + i, rx_buf_sz);
5876
5877 rtl8169_tx_clear(tp);
5878 rtl8169_init_ring_indexes(tp);
5879
5880 napi_enable(&tp->napi);
5881 rtl_hw_start(dev);
5882 netif_wake_queue(dev);
5883 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
5884 }
5885
5886 static void rtl8169_tx_timeout(struct net_device *dev)
5887 {
5888 struct rtl8169_private *tp = netdev_priv(dev);
5889
5890 rtl_schedule_task(tp, RTL_FLAG_TASK_RESET_PENDING);
5891 }
5892
5893 static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb,
5894 u32 *opts)
5895 {
5896 struct skb_shared_info *info = skb_shinfo(skb);
5897 unsigned int cur_frag, entry;
5898 struct TxDesc * uninitialized_var(txd);
5899 struct device *d = &tp->pci_dev->dev;
5900
5901 entry = tp->cur_tx;
5902 for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
5903 const skb_frag_t *frag = info->frags + cur_frag;
5904 dma_addr_t mapping;
5905 u32 status, len;
5906 void *addr;
5907
5908 entry = (entry + 1) % NUM_TX_DESC;
5909
5910 txd = tp->TxDescArray + entry;
5911 len = skb_frag_size(frag);
5912 addr = skb_frag_address(frag);
5913 mapping = dma_map_single(d, addr, len, DMA_TO_DEVICE);
5914 if (unlikely(dma_mapping_error(d, mapping))) {
5915 if (net_ratelimit())
5916 netif_err(tp, drv, tp->dev,
5917 "Failed to map TX fragments DMA!\n");
5918 goto err_out;
5919 }
5920
5921 /* Anti gcc 2.95.3 bugware (sic) */
5922 status = opts[0] | len |
5923 (RingEnd * !((entry + 1) % NUM_TX_DESC));
5924
5925 txd->opts1 = cpu_to_le32(status);
5926 txd->opts2 = cpu_to_le32(opts[1]);
5927 txd->addr = cpu_to_le64(mapping);
5928
5929 tp->tx_skb[entry].len = len;
5930 }
5931
5932 if (cur_frag) {
5933 tp->tx_skb[entry].skb = skb;
5934 txd->opts1 |= cpu_to_le32(LastFrag);
5935 }
5936
5937 return cur_frag;
5938
5939 err_out:
5940 rtl8169_tx_clear_range(tp, tp->cur_tx + 1, cur_frag);
5941 return -EIO;
5942 }
5943
5944 static bool rtl_skb_pad(struct sk_buff *skb)
5945 {
5946 if (skb_padto(skb, ETH_ZLEN))
5947 return false;
5948 skb_put(skb, ETH_ZLEN - skb->len);
5949 return true;
5950 }
5951
5952 static bool rtl_test_hw_pad_bug(struct rtl8169_private *tp, struct sk_buff *skb)
5953 {
5954 return skb->len < ETH_ZLEN && tp->mac_version == RTL_GIGA_MAC_VER_34;
5955 }
5956
5957 static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb,
5958 struct net_device *dev);
5959 /* r8169_csum_workaround()
5960 * The hw limites the value the transport offset. When the offset is out of the
5961 * range, calculate the checksum by sw.
5962 */
5963 static void r8169_csum_workaround(struct rtl8169_private *tp,
5964 struct sk_buff *skb)
5965 {
5966 if (skb_shinfo(skb)->gso_size) {
5967 netdev_features_t features = tp->dev->features;
5968 struct sk_buff *segs, *nskb;
5969
5970 features &= ~(NETIF_F_SG | NETIF_F_IPV6_CSUM | NETIF_F_TSO6);
5971 segs = skb_gso_segment(skb, features);
5972 if (IS_ERR(segs) || !segs)
5973 goto drop;
5974
5975 do {
5976 nskb = segs;
5977 segs = segs->next;
5978 nskb->next = NULL;
5979 rtl8169_start_xmit(nskb, tp->dev);
5980 } while (segs);
5981
5982 dev_kfree_skb(skb);
5983 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
5984 if (skb_checksum_help(skb) < 0)
5985 goto drop;
5986
5987 rtl8169_start_xmit(skb, tp->dev);
5988 } else {
5989 struct net_device_stats *stats;
5990
5991 drop:
5992 stats = &tp->dev->stats;
5993 stats->tx_dropped++;
5994 dev_kfree_skb(skb);
5995 }
5996 }
5997
5998 /* msdn_giant_send_check()
5999 * According to the document of microsoft, the TCP Pseudo Header excludes the
6000 * packet length for IPv6 TCP large packets.
6001 */
6002 static int msdn_giant_send_check(struct sk_buff *skb)
6003 {
6004 const struct ipv6hdr *ipv6h;
6005 struct tcphdr *th;
6006 int ret;
6007
6008 ret = skb_cow_head(skb, 0);
6009 if (ret)
6010 return ret;
6011
6012 ipv6h = ipv6_hdr(skb);
6013 th = tcp_hdr(skb);
6014
6015 th->check = 0;
6016 th->check = ~tcp_v6_check(0, &ipv6h->saddr, &ipv6h->daddr, 0);
6017
6018 return ret;
6019 }
6020
6021 static inline __be16 get_protocol(struct sk_buff *skb)
6022 {
6023 __be16 protocol;
6024
6025 if (skb->protocol == htons(ETH_P_8021Q))
6026 protocol = vlan_eth_hdr(skb)->h_vlan_encapsulated_proto;
6027 else
6028 protocol = skb->protocol;
6029
6030 return protocol;
6031 }
6032
6033 static bool rtl8169_tso_csum_v1(struct rtl8169_private *tp,
6034 struct sk_buff *skb, u32 *opts)
6035 {
6036 u32 mss = skb_shinfo(skb)->gso_size;
6037
6038 if (mss) {
6039 opts[0] |= TD_LSO;
6040 opts[0] |= min(mss, TD_MSS_MAX) << TD0_MSS_SHIFT;
6041 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
6042 const struct iphdr *ip = ip_hdr(skb);
6043
6044 if (ip->protocol == IPPROTO_TCP)
6045 opts[0] |= TD0_IP_CS | TD0_TCP_CS;
6046 else if (ip->protocol == IPPROTO_UDP)
6047 opts[0] |= TD0_IP_CS | TD0_UDP_CS;
6048 else
6049 WARN_ON_ONCE(1);
6050 }
6051
6052 return true;
6053 }
6054
6055 static bool rtl8169_tso_csum_v2(struct rtl8169_private *tp,
6056 struct sk_buff *skb, u32 *opts)
6057 {
6058 u32 transport_offset = (u32)skb_transport_offset(skb);
6059 u32 mss = skb_shinfo(skb)->gso_size;
6060
6061 if (mss) {
6062 if (transport_offset > GTTCPHO_MAX) {
6063 netif_warn(tp, tx_err, tp->dev,
6064 "Invalid transport offset 0x%x for TSO\n",
6065 transport_offset);
6066 return false;
6067 }
6068
6069 switch (get_protocol(skb)) {
6070 case htons(ETH_P_IP):
6071 opts[0] |= TD1_GTSENV4;
6072 break;
6073
6074 case htons(ETH_P_IPV6):
6075 if (msdn_giant_send_check(skb))
6076 return false;
6077
6078 opts[0] |= TD1_GTSENV6;
6079 break;
6080
6081 default:
6082 WARN_ON_ONCE(1);
6083 break;
6084 }
6085
6086 opts[0] |= transport_offset << GTTCPHO_SHIFT;
6087 opts[1] |= min(mss, TD_MSS_MAX) << TD1_MSS_SHIFT;
6088 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
6089 u8 ip_protocol;
6090
6091 if (unlikely(rtl_test_hw_pad_bug(tp, skb)))
6092 return skb_checksum_help(skb) == 0 && rtl_skb_pad(skb);
6093
6094 if (transport_offset > TCPHO_MAX) {
6095 netif_warn(tp, tx_err, tp->dev,
6096 "Invalid transport offset 0x%x\n",
6097 transport_offset);
6098 return false;
6099 }
6100
6101 switch (get_protocol(skb)) {
6102 case htons(ETH_P_IP):
6103 opts[1] |= TD1_IPv4_CS;
6104 ip_protocol = ip_hdr(skb)->protocol;
6105 break;
6106
6107 case htons(ETH_P_IPV6):
6108 opts[1] |= TD1_IPv6_CS;
6109 ip_protocol = ipv6_hdr(skb)->nexthdr;
6110 break;
6111
6112 default:
6113 ip_protocol = IPPROTO_RAW;
6114 break;
6115 }
6116
6117 if (ip_protocol == IPPROTO_TCP)
6118 opts[1] |= TD1_TCP_CS;
6119 else if (ip_protocol == IPPROTO_UDP)
6120 opts[1] |= TD1_UDP_CS;
6121 else
6122 WARN_ON_ONCE(1);
6123
6124 opts[1] |= transport_offset << TCPHO_SHIFT;
6125 } else {
6126 if (unlikely(rtl_test_hw_pad_bug(tp, skb)))
6127 return rtl_skb_pad(skb);
6128 }
6129
6130 return true;
6131 }
6132
6133 static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb,
6134 struct net_device *dev)
6135 {
6136 struct rtl8169_private *tp = netdev_priv(dev);
6137 unsigned int entry = tp->cur_tx % NUM_TX_DESC;
6138 struct TxDesc *txd = tp->TxDescArray + entry;
6139 void __iomem *ioaddr = tp->mmio_addr;
6140 struct device *d = &tp->pci_dev->dev;
6141 dma_addr_t mapping;
6142 u32 status, len;
6143 u32 opts[2];
6144 int frags;
6145
6146 if (unlikely(!TX_FRAGS_READY_FOR(tp, skb_shinfo(skb)->nr_frags))) {
6147 netif_err(tp, drv, dev, "BUG! Tx Ring full when queue awake!\n");
6148 goto err_stop_0;
6149 }
6150
6151 if (unlikely(le32_to_cpu(txd->opts1) & DescOwn))
6152 goto err_stop_0;
6153
6154 opts[1] = cpu_to_le32(rtl8169_tx_vlan_tag(skb));
6155 opts[0] = DescOwn;
6156
6157 if (!tp->tso_csum(tp, skb, opts)) {
6158 r8169_csum_workaround(tp, skb);
6159 return NETDEV_TX_OK;
6160 }
6161
6162 len = skb_headlen(skb);
6163 mapping = dma_map_single(d, skb->data, len, DMA_TO_DEVICE);
6164 if (unlikely(dma_mapping_error(d, mapping))) {
6165 if (net_ratelimit())
6166 netif_err(tp, drv, dev, "Failed to map TX DMA!\n");
6167 goto err_dma_0;
6168 }
6169
6170 tp->tx_skb[entry].len = len;
6171 txd->addr = cpu_to_le64(mapping);
6172
6173 frags = rtl8169_xmit_frags(tp, skb, opts);
6174 if (frags < 0)
6175 goto err_dma_1;
6176 else if (frags)
6177 opts[0] |= FirstFrag;
6178 else {
6179 opts[0] |= FirstFrag | LastFrag;
6180 tp->tx_skb[entry].skb = skb;
6181 }
6182
6183 txd->opts2 = cpu_to_le32(opts[1]);
6184
6185 skb_tx_timestamp(skb);
6186
6187 wmb();
6188
6189 /* Anti gcc 2.95.3 bugware (sic) */
6190 status = opts[0] | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
6191 txd->opts1 = cpu_to_le32(status);
6192
6193 tp->cur_tx += frags + 1;
6194
6195 wmb();
6196
6197 RTL_W8(TxPoll, NPQ);
6198
6199 mmiowb();
6200
6201 if (!TX_FRAGS_READY_FOR(tp, MAX_SKB_FRAGS)) {
6202 /* Avoid wrongly optimistic queue wake-up: rtl_tx thread must
6203 * not miss a ring update when it notices a stopped queue.
6204 */
6205 smp_wmb();
6206 netif_stop_queue(dev);
6207 /* Sync with rtl_tx:
6208 * - publish queue status and cur_tx ring index (write barrier)
6209 * - refresh dirty_tx ring index (read barrier).
6210 * May the current thread have a pessimistic view of the ring
6211 * status and forget to wake up queue, a racing rtl_tx thread
6212 * can't.
6213 */
6214 smp_mb();
6215 if (TX_FRAGS_READY_FOR(tp, MAX_SKB_FRAGS))
6216 netif_wake_queue(dev);
6217 }
6218
6219 return NETDEV_TX_OK;
6220
6221 err_dma_1:
6222 rtl8169_unmap_tx_skb(d, tp->tx_skb + entry, txd);
6223 err_dma_0:
6224 dev_kfree_skb_any(skb);
6225 dev->stats.tx_dropped++;
6226 return NETDEV_TX_OK;
6227
6228 err_stop_0:
6229 netif_stop_queue(dev);
6230 dev->stats.tx_dropped++;
6231 return NETDEV_TX_BUSY;
6232 }
6233
6234 static void rtl8169_pcierr_interrupt(struct net_device *dev)
6235 {
6236 struct rtl8169_private *tp = netdev_priv(dev);
6237 struct pci_dev *pdev = tp->pci_dev;
6238 u16 pci_status, pci_cmd;
6239
6240 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
6241 pci_read_config_word(pdev, PCI_STATUS, &pci_status);
6242
6243 netif_err(tp, intr, dev, "PCI error (cmd = 0x%04x, status = 0x%04x)\n",
6244 pci_cmd, pci_status);
6245
6246 /*
6247 * The recovery sequence below admits a very elaborated explanation:
6248 * - it seems to work;
6249 * - I did not see what else could be done;
6250 * - it makes iop3xx happy.
6251 *
6252 * Feel free to adjust to your needs.
6253 */
6254 if (pdev->broken_parity_status)
6255 pci_cmd &= ~PCI_COMMAND_PARITY;
6256 else
6257 pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY;
6258
6259 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
6260
6261 pci_write_config_word(pdev, PCI_STATUS,
6262 pci_status & (PCI_STATUS_DETECTED_PARITY |
6263 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT |
6264 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT));
6265
6266 /* The infamous DAC f*ckup only happens at boot time */
6267 if ((tp->cp_cmd & PCIDAC) && !tp->cur_rx) {
6268 void __iomem *ioaddr = tp->mmio_addr;
6269
6270 netif_info(tp, intr, dev, "disabling PCI DAC\n");
6271 tp->cp_cmd &= ~PCIDAC;
6272 RTL_W16(CPlusCmd, tp->cp_cmd);
6273 dev->features &= ~NETIF_F_HIGHDMA;
6274 }
6275
6276 rtl8169_hw_reset(tp);
6277
6278 rtl_schedule_task(tp, RTL_FLAG_TASK_RESET_PENDING);
6279 }
6280
6281 static void rtl_tx(struct net_device *dev, struct rtl8169_private *tp)
6282 {
6283 unsigned int dirty_tx, tx_left;
6284
6285 dirty_tx = tp->dirty_tx;
6286 smp_rmb();
6287 tx_left = tp->cur_tx - dirty_tx;
6288
6289 while (tx_left > 0) {
6290 unsigned int entry = dirty_tx % NUM_TX_DESC;
6291 struct ring_info *tx_skb = tp->tx_skb + entry;
6292 u32 status;
6293
6294 rmb();
6295 status = le32_to_cpu(tp->TxDescArray[entry].opts1);
6296 if (status & DescOwn)
6297 break;
6298
6299 rtl8169_unmap_tx_skb(&tp->pci_dev->dev, tx_skb,
6300 tp->TxDescArray + entry);
6301 if (status & LastFrag) {
6302 u64_stats_update_begin(&tp->tx_stats.syncp);
6303 tp->tx_stats.packets++;
6304 tp->tx_stats.bytes += tx_skb->skb->len;
6305 u64_stats_update_end(&tp->tx_stats.syncp);
6306 dev_kfree_skb_any(tx_skb->skb);
6307 tx_skb->skb = NULL;
6308 }
6309 dirty_tx++;
6310 tx_left--;
6311 }
6312
6313 if (tp->dirty_tx != dirty_tx) {
6314 tp->dirty_tx = dirty_tx;
6315 /* Sync with rtl8169_start_xmit:
6316 * - publish dirty_tx ring index (write barrier)
6317 * - refresh cur_tx ring index and queue status (read barrier)
6318 * May the current thread miss the stopped queue condition,
6319 * a racing xmit thread can only have a right view of the
6320 * ring status.
6321 */
6322 smp_mb();
6323 if (netif_queue_stopped(dev) &&
6324 TX_FRAGS_READY_FOR(tp, MAX_SKB_FRAGS)) {
6325 netif_wake_queue(dev);
6326 }
6327 /*
6328 * 8168 hack: TxPoll requests are lost when the Tx packets are
6329 * too close. Let's kick an extra TxPoll request when a burst
6330 * of start_xmit activity is detected (if it is not detected,
6331 * it is slow enough). -- FR
6332 */
6333 if (tp->cur_tx != dirty_tx) {
6334 void __iomem *ioaddr = tp->mmio_addr;
6335
6336 RTL_W8(TxPoll, NPQ);
6337 }
6338 }
6339 }
6340
6341 static inline int rtl8169_fragmented_frame(u32 status)
6342 {
6343 return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag);
6344 }
6345
6346 static inline void rtl8169_rx_csum(struct sk_buff *skb, u32 opts1)
6347 {
6348 u32 status = opts1 & RxProtoMask;
6349
6350 if (((status == RxProtoTCP) && !(opts1 & TCPFail)) ||
6351 ((status == RxProtoUDP) && !(opts1 & UDPFail)))
6352 skb->ip_summed = CHECKSUM_UNNECESSARY;
6353 else
6354 skb_checksum_none_assert(skb);
6355 }
6356
6357 static struct sk_buff *rtl8169_try_rx_copy(void *data,
6358 struct rtl8169_private *tp,
6359 int pkt_size,
6360 dma_addr_t addr)
6361 {
6362 struct sk_buff *skb;
6363 struct device *d = &tp->pci_dev->dev;
6364
6365 data = rtl8169_align(data);
6366 dma_sync_single_for_cpu(d, addr, pkt_size, DMA_FROM_DEVICE);
6367 prefetch(data);
6368 skb = netdev_alloc_skb_ip_align(tp->dev, pkt_size);
6369 if (skb)
6370 memcpy(skb->data, data, pkt_size);
6371 dma_sync_single_for_device(d, addr, pkt_size, DMA_FROM_DEVICE);
6372
6373 return skb;
6374 }
6375
6376 static int rtl_rx(struct net_device *dev, struct rtl8169_private *tp, u32 budget)
6377 {
6378 unsigned int cur_rx, rx_left;
6379 unsigned int count;
6380
6381 cur_rx = tp->cur_rx;
6382
6383 for (rx_left = min(budget, NUM_RX_DESC); rx_left > 0; rx_left--, cur_rx++) {
6384 unsigned int entry = cur_rx % NUM_RX_DESC;
6385 struct RxDesc *desc = tp->RxDescArray + entry;
6386 u32 status;
6387
6388 rmb();
6389 status = le32_to_cpu(desc->opts1) & tp->opts1_mask;
6390
6391 if (status & DescOwn)
6392 break;
6393 if (unlikely(status & RxRES)) {
6394 netif_info(tp, rx_err, dev, "Rx ERROR. status = %08x\n",
6395 status);
6396 dev->stats.rx_errors++;
6397 if (status & (RxRWT | RxRUNT))
6398 dev->stats.rx_length_errors++;
6399 if (status & RxCRC)
6400 dev->stats.rx_crc_errors++;
6401 if (status & RxFOVF) {
6402 rtl_schedule_task(tp, RTL_FLAG_TASK_RESET_PENDING);
6403 dev->stats.rx_fifo_errors++;
6404 }
6405 if ((status & (RxRUNT | RxCRC)) &&
6406 !(status & (RxRWT | RxFOVF)) &&
6407 (dev->features & NETIF_F_RXALL))
6408 goto process_pkt;
6409 } else {
6410 struct sk_buff *skb;
6411 dma_addr_t addr;
6412 int pkt_size;
6413
6414 process_pkt:
6415 addr = le64_to_cpu(desc->addr);
6416 if (likely(!(dev->features & NETIF_F_RXFCS)))
6417 pkt_size = (status & 0x00003fff) - 4;
6418 else
6419 pkt_size = status & 0x00003fff;
6420
6421 /*
6422 * The driver does not support incoming fragmented
6423 * frames. They are seen as a symptom of over-mtu
6424 * sized frames.
6425 */
6426 if (unlikely(rtl8169_fragmented_frame(status))) {
6427 dev->stats.rx_dropped++;
6428 dev->stats.rx_length_errors++;
6429 goto release_descriptor;
6430 }
6431
6432 skb = rtl8169_try_rx_copy(tp->Rx_databuff[entry],
6433 tp, pkt_size, addr);
6434 if (!skb) {
6435 dev->stats.rx_dropped++;
6436 goto release_descriptor;
6437 }
6438
6439 rtl8169_rx_csum(skb, status);
6440 skb_put(skb, pkt_size);
6441 skb->protocol = eth_type_trans(skb, dev);
6442
6443 rtl8169_rx_vlan_tag(desc, skb);
6444
6445 napi_gro_receive(&tp->napi, skb);
6446
6447 u64_stats_update_begin(&tp->rx_stats.syncp);
6448 tp->rx_stats.packets++;
6449 tp->rx_stats.bytes += pkt_size;
6450 u64_stats_update_end(&tp->rx_stats.syncp);
6451 }
6452 release_descriptor:
6453 desc->opts2 = 0;
6454 wmb();
6455 rtl8169_mark_to_asic(desc, rx_buf_sz);
6456 }
6457
6458 count = cur_rx - tp->cur_rx;
6459 tp->cur_rx = cur_rx;
6460
6461 return count;
6462 }
6463
6464 static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance)
6465 {
6466 struct net_device *dev = dev_instance;
6467 struct rtl8169_private *tp = netdev_priv(dev);
6468 int handled = 0;
6469 u16 status;
6470
6471 status = rtl_get_events(tp);
6472 if (status && status != 0xffff) {
6473 status &= RTL_EVENT_NAPI | tp->event_slow;
6474 if (status) {
6475 handled = 1;
6476
6477 rtl_irq_disable(tp);
6478 napi_schedule(&tp->napi);
6479 }
6480 }
6481 return IRQ_RETVAL(handled);
6482 }
6483
6484 /*
6485 * Workqueue context.
6486 */
6487 static void rtl_slow_event_work(struct rtl8169_private *tp)
6488 {
6489 struct net_device *dev = tp->dev;
6490 u16 status;
6491
6492 status = rtl_get_events(tp) & tp->event_slow;
6493 rtl_ack_events(tp, status);
6494
6495 if (unlikely(status & RxFIFOOver)) {
6496 switch (tp->mac_version) {
6497 /* Work around for rx fifo overflow */
6498 case RTL_GIGA_MAC_VER_11:
6499 netif_stop_queue(dev);
6500 /* XXX - Hack alert. See rtl_task(). */
6501 set_bit(RTL_FLAG_TASK_RESET_PENDING, tp->wk.flags);
6502 default:
6503 break;
6504 }
6505 }
6506
6507 if (unlikely(status & SYSErr))
6508 rtl8169_pcierr_interrupt(dev);
6509
6510 if (status & LinkChg)
6511 __rtl8169_check_link_status(dev, tp, tp->mmio_addr, true);
6512
6513 rtl_irq_enable_all(tp);
6514 }
6515
6516 static void rtl_task(struct work_struct *work)
6517 {
6518 static const struct {
6519 int bitnr;
6520 void (*action)(struct rtl8169_private *);
6521 } rtl_work[] = {
6522 /* XXX - keep rtl_slow_event_work() as first element. */
6523 { RTL_FLAG_TASK_SLOW_PENDING, rtl_slow_event_work },
6524 { RTL_FLAG_TASK_RESET_PENDING, rtl_reset_work },
6525 { RTL_FLAG_TASK_PHY_PENDING, rtl_phy_work }
6526 };
6527 struct rtl8169_private *tp =
6528 container_of(work, struct rtl8169_private, wk.work);
6529 struct net_device *dev = tp->dev;
6530 int i;
6531
6532 rtl_lock_work(tp);
6533
6534 if (!netif_running(dev) ||
6535 !test_bit(RTL_FLAG_TASK_ENABLED, tp->wk.flags))
6536 goto out_unlock;
6537
6538 for (i = 0; i < ARRAY_SIZE(rtl_work); i++) {
6539 bool pending;
6540
6541 pending = test_and_clear_bit(rtl_work[i].bitnr, tp->wk.flags);
6542 if (pending)
6543 rtl_work[i].action(tp);
6544 }
6545
6546 out_unlock:
6547 rtl_unlock_work(tp);
6548 }
6549
6550 static int rtl8169_poll(struct napi_struct *napi, int budget)
6551 {
6552 struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi);
6553 struct net_device *dev = tp->dev;
6554 u16 enable_mask = RTL_EVENT_NAPI | tp->event_slow;
6555 int work_done= 0;
6556 u16 status;
6557
6558 status = rtl_get_events(tp);
6559 rtl_ack_events(tp, status & ~tp->event_slow);
6560
6561 if (status & RTL_EVENT_NAPI_RX)
6562 work_done = rtl_rx(dev, tp, (u32) budget);
6563
6564 if (status & RTL_EVENT_NAPI_TX)
6565 rtl_tx(dev, tp);
6566
6567 if (status & tp->event_slow) {
6568 enable_mask &= ~tp->event_slow;
6569
6570 rtl_schedule_task(tp, RTL_FLAG_TASK_SLOW_PENDING);
6571 }
6572
6573 if (work_done < budget) {
6574 napi_complete(napi);
6575
6576 rtl_irq_enable(tp, enable_mask);
6577 mmiowb();
6578 }
6579
6580 return work_done;
6581 }
6582
6583 static void rtl8169_rx_missed(struct net_device *dev, void __iomem *ioaddr)
6584 {
6585 struct rtl8169_private *tp = netdev_priv(dev);
6586
6587 if (tp->mac_version > RTL_GIGA_MAC_VER_06)
6588 return;
6589
6590 dev->stats.rx_missed_errors += (RTL_R32(RxMissed) & 0xffffff);
6591 RTL_W32(RxMissed, 0);
6592 }
6593
6594 static void rtl8169_down(struct net_device *dev)
6595 {
6596 struct rtl8169_private *tp = netdev_priv(dev);
6597 void __iomem *ioaddr = tp->mmio_addr;
6598
6599 del_timer_sync(&tp->timer);
6600
6601 napi_disable(&tp->napi);
6602 netif_stop_queue(dev);
6603
6604 rtl8169_hw_reset(tp);
6605 /*
6606 * At this point device interrupts can not be enabled in any function,
6607 * as netif_running is not true (rtl8169_interrupt, rtl8169_reset_task)
6608 * and napi is disabled (rtl8169_poll).
6609 */
6610 rtl8169_rx_missed(dev, ioaddr);
6611
6612 /* Give a racing hard_start_xmit a few cycles to complete. */
6613 synchronize_sched();
6614
6615 rtl8169_tx_clear(tp);
6616
6617 rtl8169_rx_clear(tp);
6618
6619 rtl_pll_power_down(tp);
6620 }
6621
6622 static int rtl8169_close(struct net_device *dev)
6623 {
6624 struct rtl8169_private *tp = netdev_priv(dev);
6625 struct pci_dev *pdev = tp->pci_dev;
6626
6627 pm_runtime_get_sync(&pdev->dev);
6628
6629 /* Update counters before going down */
6630 rtl8169_update_counters(dev);
6631
6632 rtl_lock_work(tp);
6633 clear_bit(RTL_FLAG_TASK_ENABLED, tp->wk.flags);
6634
6635 rtl8169_down(dev);
6636 rtl_unlock_work(tp);
6637
6638 cancel_work_sync(&tp->wk.work);
6639
6640 free_irq(pdev->irq, dev);
6641
6642 dma_free_coherent(&pdev->dev, R8169_RX_RING_BYTES, tp->RxDescArray,
6643 tp->RxPhyAddr);
6644 dma_free_coherent(&pdev->dev, R8169_TX_RING_BYTES, tp->TxDescArray,
6645 tp->TxPhyAddr);
6646 tp->TxDescArray = NULL;
6647 tp->RxDescArray = NULL;
6648
6649 pm_runtime_put_sync(&pdev->dev);
6650
6651 return 0;
6652 }
6653
6654 #ifdef CONFIG_NET_POLL_CONTROLLER
6655 static void rtl8169_netpoll(struct net_device *dev)
6656 {
6657 struct rtl8169_private *tp = netdev_priv(dev);
6658
6659 rtl8169_interrupt(tp->pci_dev->irq, dev);
6660 }
6661 #endif
6662
6663 static int rtl_open(struct net_device *dev)
6664 {
6665 struct rtl8169_private *tp = netdev_priv(dev);
6666 void __iomem *ioaddr = tp->mmio_addr;
6667 struct pci_dev *pdev = tp->pci_dev;
6668 int retval = -ENOMEM;
6669
6670 pm_runtime_get_sync(&pdev->dev);
6671
6672 /*
6673 * Rx and Tx descriptors needs 256 bytes alignment.
6674 * dma_alloc_coherent provides more.
6675 */
6676 tp->TxDescArray = dma_alloc_coherent(&pdev->dev, R8169_TX_RING_BYTES,
6677 &tp->TxPhyAddr, GFP_KERNEL);
6678 if (!tp->TxDescArray)
6679 goto err_pm_runtime_put;
6680
6681 tp->RxDescArray = dma_alloc_coherent(&pdev->dev, R8169_RX_RING_BYTES,
6682 &tp->RxPhyAddr, GFP_KERNEL);
6683 if (!tp->RxDescArray)
6684 goto err_free_tx_0;
6685
6686 retval = rtl8169_init_ring(dev);
6687 if (retval < 0)
6688 goto err_free_rx_1;
6689
6690 INIT_WORK(&tp->wk.work, rtl_task);
6691
6692 smp_mb();
6693
6694 rtl_request_firmware(tp);
6695
6696 retval = request_irq(pdev->irq, rtl8169_interrupt,
6697 (tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED,
6698 dev->name, dev);
6699 if (retval < 0)
6700 goto err_release_fw_2;
6701
6702 rtl_lock_work(tp);
6703
6704 set_bit(RTL_FLAG_TASK_ENABLED, tp->wk.flags);
6705
6706 napi_enable(&tp->napi);
6707
6708 rtl8169_init_phy(dev, tp);
6709
6710 __rtl8169_set_features(dev, dev->features);
6711
6712 rtl_pll_power_up(tp);
6713
6714 rtl_hw_start(dev);
6715
6716 netif_start_queue(dev);
6717
6718 rtl_unlock_work(tp);
6719
6720 tp->saved_wolopts = 0;
6721 pm_runtime_put_noidle(&pdev->dev);
6722
6723 rtl8169_check_link_status(dev, tp, ioaddr);
6724 out:
6725 return retval;
6726
6727 err_release_fw_2:
6728 rtl_release_firmware(tp);
6729 rtl8169_rx_clear(tp);
6730 err_free_rx_1:
6731 dma_free_coherent(&pdev->dev, R8169_RX_RING_BYTES, tp->RxDescArray,
6732 tp->RxPhyAddr);
6733 tp->RxDescArray = NULL;
6734 err_free_tx_0:
6735 dma_free_coherent(&pdev->dev, R8169_TX_RING_BYTES, tp->TxDescArray,
6736 tp->TxPhyAddr);
6737 tp->TxDescArray = NULL;
6738 err_pm_runtime_put:
6739 pm_runtime_put_noidle(&pdev->dev);
6740 goto out;
6741 }
6742
6743 static struct rtnl_link_stats64 *
6744 rtl8169_get_stats64(struct net_device *dev, struct rtnl_link_stats64 *stats)
6745 {
6746 struct rtl8169_private *tp = netdev_priv(dev);
6747 void __iomem *ioaddr = tp->mmio_addr;
6748 unsigned int start;
6749
6750 if (netif_running(dev))
6751 rtl8169_rx_missed(dev, ioaddr);
6752
6753 do {
6754 start = u64_stats_fetch_begin_irq(&tp->rx_stats.syncp);
6755 stats->rx_packets = tp->rx_stats.packets;
6756 stats->rx_bytes = tp->rx_stats.bytes;
6757 } while (u64_stats_fetch_retry_irq(&tp->rx_stats.syncp, start));
6758
6759
6760 do {
6761 start = u64_stats_fetch_begin_irq(&tp->tx_stats.syncp);
6762 stats->tx_packets = tp->tx_stats.packets;
6763 stats->tx_bytes = tp->tx_stats.bytes;
6764 } while (u64_stats_fetch_retry_irq(&tp->tx_stats.syncp, start));
6765
6766 stats->rx_dropped = dev->stats.rx_dropped;
6767 stats->tx_dropped = dev->stats.tx_dropped;
6768 stats->rx_length_errors = dev->stats.rx_length_errors;
6769 stats->rx_errors = dev->stats.rx_errors;
6770 stats->rx_crc_errors = dev->stats.rx_crc_errors;
6771 stats->rx_fifo_errors = dev->stats.rx_fifo_errors;
6772 stats->rx_missed_errors = dev->stats.rx_missed_errors;
6773
6774 return stats;
6775 }
6776
6777 static void rtl8169_net_suspend(struct net_device *dev)
6778 {
6779 struct rtl8169_private *tp = netdev_priv(dev);
6780
6781 if (!netif_running(dev))
6782 return;
6783
6784 netif_device_detach(dev);
6785 netif_stop_queue(dev);
6786
6787 rtl_lock_work(tp);
6788 napi_disable(&tp->napi);
6789 clear_bit(RTL_FLAG_TASK_ENABLED, tp->wk.flags);
6790 rtl_unlock_work(tp);
6791
6792 rtl_pll_power_down(tp);
6793 }
6794
6795 #ifdef CONFIG_PM
6796
6797 static int rtl8169_suspend(struct device *device)
6798 {
6799 struct pci_dev *pdev = to_pci_dev(device);
6800 struct net_device *dev = pci_get_drvdata(pdev);
6801
6802 rtl8169_net_suspend(dev);
6803
6804 return 0;
6805 }
6806
6807 static void __rtl8169_resume(struct net_device *dev)
6808 {
6809 struct rtl8169_private *tp = netdev_priv(dev);
6810
6811 netif_device_attach(dev);
6812
6813 rtl_pll_power_up(tp);
6814
6815 rtl_lock_work(tp);
6816 napi_enable(&tp->napi);
6817 set_bit(RTL_FLAG_TASK_ENABLED, tp->wk.flags);
6818 rtl_unlock_work(tp);
6819
6820 rtl_schedule_task(tp, RTL_FLAG_TASK_RESET_PENDING);
6821 }
6822
6823 static int rtl8169_resume(struct device *device)
6824 {
6825 struct pci_dev *pdev = to_pci_dev(device);
6826 struct net_device *dev = pci_get_drvdata(pdev);
6827 struct rtl8169_private *tp = netdev_priv(dev);
6828
6829 rtl8169_init_phy(dev, tp);
6830
6831 if (netif_running(dev))
6832 __rtl8169_resume(dev);
6833
6834 return 0;
6835 }
6836
6837 static int rtl8169_runtime_suspend(struct device *device)
6838 {
6839 struct pci_dev *pdev = to_pci_dev(device);
6840 struct net_device *dev = pci_get_drvdata(pdev);
6841 struct rtl8169_private *tp = netdev_priv(dev);
6842
6843 if (!tp->TxDescArray)
6844 return 0;
6845
6846 rtl_lock_work(tp);
6847 tp->saved_wolopts = __rtl8169_get_wol(tp);
6848 __rtl8169_set_wol(tp, WAKE_ANY);
6849 rtl_unlock_work(tp);
6850
6851 rtl8169_net_suspend(dev);
6852
6853 return 0;
6854 }
6855
6856 static int rtl8169_runtime_resume(struct device *device)
6857 {
6858 struct pci_dev *pdev = to_pci_dev(device);
6859 struct net_device *dev = pci_get_drvdata(pdev);
6860 struct rtl8169_private *tp = netdev_priv(dev);
6861
6862 if (!tp->TxDescArray)
6863 return 0;
6864
6865 rtl_lock_work(tp);
6866 __rtl8169_set_wol(tp, tp->saved_wolopts);
6867 tp->saved_wolopts = 0;
6868 rtl_unlock_work(tp);
6869
6870 rtl8169_init_phy(dev, tp);
6871
6872 __rtl8169_resume(dev);
6873
6874 return 0;
6875 }
6876
6877 static int rtl8169_runtime_idle(struct device *device)
6878 {
6879 struct pci_dev *pdev = to_pci_dev(device);
6880 struct net_device *dev = pci_get_drvdata(pdev);
6881 struct rtl8169_private *tp = netdev_priv(dev);
6882
6883 return tp->TxDescArray ? -EBUSY : 0;
6884 }
6885
6886 static const struct dev_pm_ops rtl8169_pm_ops = {
6887 .suspend = rtl8169_suspend,
6888 .resume = rtl8169_resume,
6889 .freeze = rtl8169_suspend,
6890 .thaw = rtl8169_resume,
6891 .poweroff = rtl8169_suspend,
6892 .restore = rtl8169_resume,
6893 .runtime_suspend = rtl8169_runtime_suspend,
6894 .runtime_resume = rtl8169_runtime_resume,
6895 .runtime_idle = rtl8169_runtime_idle,
6896 };
6897
6898 #define RTL8169_PM_OPS (&rtl8169_pm_ops)
6899
6900 #else /* !CONFIG_PM */
6901
6902 #define RTL8169_PM_OPS NULL
6903
6904 #endif /* !CONFIG_PM */
6905
6906 static void rtl_wol_shutdown_quirk(struct rtl8169_private *tp)
6907 {
6908 void __iomem *ioaddr = tp->mmio_addr;
6909
6910 /* WoL fails with 8168b when the receiver is disabled. */
6911 switch (tp->mac_version) {
6912 case RTL_GIGA_MAC_VER_11:
6913 case RTL_GIGA_MAC_VER_12:
6914 case RTL_GIGA_MAC_VER_17:
6915 pci_clear_master(tp->pci_dev);
6916
6917 RTL_W8(ChipCmd, CmdRxEnb);
6918 /* PCI commit */
6919 RTL_R8(ChipCmd);
6920 break;
6921 default:
6922 break;
6923 }
6924 }
6925
6926 static void rtl_shutdown(struct pci_dev *pdev)
6927 {
6928 struct net_device *dev = pci_get_drvdata(pdev);
6929 struct rtl8169_private *tp = netdev_priv(dev);
6930 struct device *d = &pdev->dev;
6931
6932 pm_runtime_get_sync(d);
6933
6934 rtl8169_net_suspend(dev);
6935
6936 /* Restore original MAC address */
6937 rtl_rar_set(tp, dev->perm_addr);
6938
6939 rtl8169_hw_reset(tp);
6940
6941 if (system_state == SYSTEM_POWER_OFF) {
6942 if (__rtl8169_get_wol(tp) & WAKE_ANY) {
6943 rtl_wol_suspend_quirk(tp);
6944 rtl_wol_shutdown_quirk(tp);
6945 }
6946
6947 pci_wake_from_d3(pdev, true);
6948 pci_set_power_state(pdev, PCI_D3hot);
6949 }
6950
6951 pm_runtime_put_noidle(d);
6952 }
6953
6954 static void rtl_remove_one(struct pci_dev *pdev)
6955 {
6956 struct net_device *dev = pci_get_drvdata(pdev);
6957 struct rtl8169_private *tp = netdev_priv(dev);
6958
6959 if (tp->mac_version == RTL_GIGA_MAC_VER_27 ||
6960 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
6961 tp->mac_version == RTL_GIGA_MAC_VER_31) {
6962 rtl8168_driver_stop(tp);
6963 }
6964
6965 netif_napi_del(&tp->napi);
6966
6967 unregister_netdev(dev);
6968
6969 rtl_release_firmware(tp);
6970
6971 if (pci_dev_run_wake(pdev))
6972 pm_runtime_get_noresume(&pdev->dev);
6973
6974 /* restore original MAC address */
6975 rtl_rar_set(tp, dev->perm_addr);
6976
6977 rtl_disable_msi(pdev, tp);
6978 rtl8169_release_board(pdev, dev, tp->mmio_addr);
6979 }
6980
6981 static const struct net_device_ops rtl_netdev_ops = {
6982 .ndo_open = rtl_open,
6983 .ndo_stop = rtl8169_close,
6984 .ndo_get_stats64 = rtl8169_get_stats64,
6985 .ndo_start_xmit = rtl8169_start_xmit,
6986 .ndo_tx_timeout = rtl8169_tx_timeout,
6987 .ndo_validate_addr = eth_validate_addr,
6988 .ndo_change_mtu = rtl8169_change_mtu,
6989 .ndo_fix_features = rtl8169_fix_features,
6990 .ndo_set_features = rtl8169_set_features,
6991 .ndo_set_mac_address = rtl_set_mac_address,
6992 .ndo_do_ioctl = rtl8169_ioctl,
6993 .ndo_set_rx_mode = rtl_set_rx_mode,
6994 #ifdef CONFIG_NET_POLL_CONTROLLER
6995 .ndo_poll_controller = rtl8169_netpoll,
6996 #endif
6997
6998 };
6999
7000 static const struct rtl_cfg_info {
7001 void (*hw_start)(struct net_device *);
7002 unsigned int region;
7003 unsigned int align;
7004 u16 event_slow;
7005 unsigned features;
7006 u8 default_ver;
7007 } rtl_cfg_infos [] = {
7008 [RTL_CFG_0] = {
7009 .hw_start = rtl_hw_start_8169,
7010 .region = 1,
7011 .align = 0,
7012 .event_slow = SYSErr | LinkChg | RxOverflow | RxFIFOOver,
7013 .features = RTL_FEATURE_GMII,
7014 .default_ver = RTL_GIGA_MAC_VER_01,
7015 },
7016 [RTL_CFG_1] = {
7017 .hw_start = rtl_hw_start_8168,
7018 .region = 2,
7019 .align = 8,
7020 .event_slow = SYSErr | LinkChg | RxOverflow,
7021 .features = RTL_FEATURE_GMII | RTL_FEATURE_MSI,
7022 .default_ver = RTL_GIGA_MAC_VER_11,
7023 },
7024 [RTL_CFG_2] = {
7025 .hw_start = rtl_hw_start_8101,
7026 .region = 2,
7027 .align = 8,
7028 .event_slow = SYSErr | LinkChg | RxOverflow | RxFIFOOver |
7029 PCSTimeout,
7030 .features = RTL_FEATURE_MSI,
7031 .default_ver = RTL_GIGA_MAC_VER_13,
7032 }
7033 };
7034
7035 /* Cfg9346_Unlock assumed. */
7036 static unsigned rtl_try_msi(struct rtl8169_private *tp,
7037 const struct rtl_cfg_info *cfg)
7038 {
7039 void __iomem *ioaddr = tp->mmio_addr;
7040 unsigned msi = 0;
7041 u8 cfg2;
7042
7043 cfg2 = RTL_R8(Config2) & ~MSIEnable;
7044 if (cfg->features & RTL_FEATURE_MSI) {
7045 if (pci_enable_msi(tp->pci_dev)) {
7046 netif_info(tp, hw, tp->dev, "no MSI. Back to INTx.\n");
7047 } else {
7048 cfg2 |= MSIEnable;
7049 msi = RTL_FEATURE_MSI;
7050 }
7051 }
7052 if (tp->mac_version <= RTL_GIGA_MAC_VER_06)
7053 RTL_W8(Config2, cfg2);
7054 return msi;
7055 }
7056
7057 DECLARE_RTL_COND(rtl_link_list_ready_cond)
7058 {
7059 void __iomem *ioaddr = tp->mmio_addr;
7060
7061 return RTL_R8(MCU) & LINK_LIST_RDY;
7062 }
7063
7064 DECLARE_RTL_COND(rtl_rxtx_empty_cond)
7065 {
7066 void __iomem *ioaddr = tp->mmio_addr;
7067
7068 return (RTL_R8(MCU) & RXTX_EMPTY) == RXTX_EMPTY;
7069 }
7070
7071 static void rtl_hw_init_8168g(struct rtl8169_private *tp)
7072 {
7073 void __iomem *ioaddr = tp->mmio_addr;
7074 u32 data;
7075
7076 tp->ocp_base = OCP_STD_PHY_BASE;
7077
7078 RTL_W32(MISC, RTL_R32(MISC) | RXDV_GATED_EN);
7079
7080 if (!rtl_udelay_loop_wait_high(tp, &rtl_txcfg_empty_cond, 100, 42))
7081 return;
7082
7083 if (!rtl_udelay_loop_wait_high(tp, &rtl_rxtx_empty_cond, 100, 42))
7084 return;
7085
7086 RTL_W8(ChipCmd, RTL_R8(ChipCmd) & ~(CmdTxEnb | CmdRxEnb));
7087 msleep(1);
7088 RTL_W8(MCU, RTL_R8(MCU) & ~NOW_IS_OOB);
7089
7090 data = r8168_mac_ocp_read(tp, 0xe8de);
7091 data &= ~(1 << 14);
7092 r8168_mac_ocp_write(tp, 0xe8de, data);
7093
7094 if (!rtl_udelay_loop_wait_high(tp, &rtl_link_list_ready_cond, 100, 42))
7095 return;
7096
7097 data = r8168_mac_ocp_read(tp, 0xe8de);
7098 data |= (1 << 15);
7099 r8168_mac_ocp_write(tp, 0xe8de, data);
7100
7101 if (!rtl_udelay_loop_wait_high(tp, &rtl_link_list_ready_cond, 100, 42))
7102 return;
7103 }
7104
7105 static void rtl_hw_initialize(struct rtl8169_private *tp)
7106 {
7107 switch (tp->mac_version) {
7108 case RTL_GIGA_MAC_VER_40:
7109 case RTL_GIGA_MAC_VER_41:
7110 case RTL_GIGA_MAC_VER_42:
7111 case RTL_GIGA_MAC_VER_43:
7112 case RTL_GIGA_MAC_VER_44:
7113 rtl_hw_init_8168g(tp);
7114 break;
7115
7116 default:
7117 break;
7118 }
7119 }
7120
7121 static int
7122 rtl_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
7123 {
7124 const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data;
7125 const unsigned int region = cfg->region;
7126 struct rtl8169_private *tp;
7127 struct mii_if_info *mii;
7128 struct net_device *dev;
7129 void __iomem *ioaddr;
7130 int chipset, i;
7131 int rc;
7132
7133 if (netif_msg_drv(&debug)) {
7134 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n",
7135 MODULENAME, RTL8169_VERSION);
7136 }
7137
7138 dev = alloc_etherdev(sizeof (*tp));
7139 if (!dev) {
7140 rc = -ENOMEM;
7141 goto out;
7142 }
7143
7144 SET_NETDEV_DEV(dev, &pdev->dev);
7145 dev->netdev_ops = &rtl_netdev_ops;
7146 tp = netdev_priv(dev);
7147 tp->dev = dev;
7148 tp->pci_dev = pdev;
7149 tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT);
7150
7151 mii = &tp->mii;
7152 mii->dev = dev;
7153 mii->mdio_read = rtl_mdio_read;
7154 mii->mdio_write = rtl_mdio_write;
7155 mii->phy_id_mask = 0x1f;
7156 mii->reg_num_mask = 0x1f;
7157 mii->supports_gmii = !!(cfg->features & RTL_FEATURE_GMII);
7158
7159 /* disable ASPM completely as that cause random device stop working
7160 * problems as well as full system hangs for some PCIe devices users */
7161 pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
7162 PCIE_LINK_STATE_CLKPM);
7163
7164 /* enable device (incl. PCI PM wakeup and hotplug setup) */
7165 rc = pci_enable_device(pdev);
7166 if (rc < 0) {
7167 netif_err(tp, probe, dev, "enable failure\n");
7168 goto err_out_free_dev_1;
7169 }
7170
7171 if (pci_set_mwi(pdev) < 0)
7172 netif_info(tp, probe, dev, "Mem-Wr-Inval unavailable\n");
7173
7174 /* make sure PCI base addr 1 is MMIO */
7175 if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) {
7176 netif_err(tp, probe, dev,
7177 "region #%d not an MMIO resource, aborting\n",
7178 region);
7179 rc = -ENODEV;
7180 goto err_out_mwi_2;
7181 }
7182
7183 /* check for weird/broken PCI region reporting */
7184 if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) {
7185 netif_err(tp, probe, dev,
7186 "Invalid PCI region size(s), aborting\n");
7187 rc = -ENODEV;
7188 goto err_out_mwi_2;
7189 }
7190
7191 rc = pci_request_regions(pdev, MODULENAME);
7192 if (rc < 0) {
7193 netif_err(tp, probe, dev, "could not request regions\n");
7194 goto err_out_mwi_2;
7195 }
7196
7197 tp->cp_cmd = RxChkSum;
7198
7199 if ((sizeof(dma_addr_t) > 4) &&
7200 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) && use_dac) {
7201 tp->cp_cmd |= PCIDAC;
7202 dev->features |= NETIF_F_HIGHDMA;
7203 } else {
7204 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
7205 if (rc < 0) {
7206 netif_err(tp, probe, dev, "DMA configuration failed\n");
7207 goto err_out_free_res_3;
7208 }
7209 }
7210
7211 /* ioremap MMIO region */
7212 ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE);
7213 if (!ioaddr) {
7214 netif_err(tp, probe, dev, "cannot remap MMIO, aborting\n");
7215 rc = -EIO;
7216 goto err_out_free_res_3;
7217 }
7218 tp->mmio_addr = ioaddr;
7219
7220 if (!pci_is_pcie(pdev))
7221 netif_info(tp, probe, dev, "not PCI Express\n");
7222
7223 /* Identify chip attached to board */
7224 rtl8169_get_mac_version(tp, dev, cfg->default_ver);
7225
7226 rtl_init_rxcfg(tp);
7227
7228 rtl_irq_disable(tp);
7229
7230 rtl_hw_initialize(tp);
7231
7232 rtl_hw_reset(tp);
7233
7234 rtl_ack_events(tp, 0xffff);
7235
7236 pci_set_master(pdev);
7237
7238 /*
7239 * Pretend we are using VLANs; This bypasses a nasty bug where
7240 * Interrupts stop flowing on high load on 8110SCd controllers.
7241 */
7242 if (tp->mac_version == RTL_GIGA_MAC_VER_05)
7243 tp->cp_cmd |= RxVlan;
7244
7245 rtl_init_mdio_ops(tp);
7246 rtl_init_pll_power_ops(tp);
7247 rtl_init_jumbo_ops(tp);
7248 rtl_init_csi_ops(tp);
7249
7250 rtl8169_print_mac_version(tp);
7251
7252 chipset = tp->mac_version;
7253 tp->txd_version = rtl_chip_infos[chipset].txd_version;
7254
7255 RTL_W8(Cfg9346, Cfg9346_Unlock);
7256 RTL_W8(Config1, RTL_R8(Config1) | PMEnable);
7257 RTL_W8(Config5, RTL_R8(Config5) & (BWF | MWF | UWF | LanWake | PMEStatus));
7258 if ((RTL_R8(Config3) & (LinkUp | MagicPacket)) != 0)
7259 tp->features |= RTL_FEATURE_WOL;
7260 if ((RTL_R8(Config5) & (UWF | BWF | MWF)) != 0)
7261 tp->features |= RTL_FEATURE_WOL;
7262 tp->features |= rtl_try_msi(tp, cfg);
7263 RTL_W8(Cfg9346, Cfg9346_Lock);
7264
7265 if (rtl_tbi_enabled(tp)) {
7266 tp->set_speed = rtl8169_set_speed_tbi;
7267 tp->get_settings = rtl8169_gset_tbi;
7268 tp->phy_reset_enable = rtl8169_tbi_reset_enable;
7269 tp->phy_reset_pending = rtl8169_tbi_reset_pending;
7270 tp->link_ok = rtl8169_tbi_link_ok;
7271 tp->do_ioctl = rtl_tbi_ioctl;
7272 } else {
7273 tp->set_speed = rtl8169_set_speed_xmii;
7274 tp->get_settings = rtl8169_gset_xmii;
7275 tp->phy_reset_enable = rtl8169_xmii_reset_enable;
7276 tp->phy_reset_pending = rtl8169_xmii_reset_pending;
7277 tp->link_ok = rtl8169_xmii_link_ok;
7278 tp->do_ioctl = rtl_xmii_ioctl;
7279 }
7280
7281 mutex_init(&tp->wk.mutex);
7282 u64_stats_init(&tp->rx_stats.syncp);
7283 u64_stats_init(&tp->tx_stats.syncp);
7284
7285 /* Get MAC address */
7286 for (i = 0; i < ETH_ALEN; i++)
7287 dev->dev_addr[i] = RTL_R8(MAC0 + i);
7288
7289 dev->ethtool_ops = &rtl8169_ethtool_ops;
7290 dev->watchdog_timeo = RTL8169_TX_TIMEOUT;
7291
7292 netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT);
7293
7294 /* don't enable SG, IP_CSUM and TSO by default - it might not work
7295 * properly for all devices */
7296 dev->features |= NETIF_F_RXCSUM |
7297 NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
7298
7299 dev->hw_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
7300 NETIF_F_RXCSUM | NETIF_F_HW_VLAN_CTAG_TX |
7301 NETIF_F_HW_VLAN_CTAG_RX;
7302 dev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_TSO |
7303 NETIF_F_HIGHDMA;
7304
7305 if (tp->mac_version == RTL_GIGA_MAC_VER_05)
7306 /* 8110SCd requires hardware Rx VLAN - disallow toggling */
7307 dev->hw_features &= ~NETIF_F_HW_VLAN_CTAG_RX;
7308
7309 if (tp->txd_version == RTL_TD_0)
7310 tp->tso_csum = rtl8169_tso_csum_v1;
7311 else if (tp->txd_version == RTL_TD_1) {
7312 tp->tso_csum = rtl8169_tso_csum_v2;
7313 dev->hw_features |= NETIF_F_IPV6_CSUM | NETIF_F_TSO6;
7314 } else
7315 WARN_ON_ONCE(1);
7316
7317 dev->hw_features |= NETIF_F_RXALL;
7318 dev->hw_features |= NETIF_F_RXFCS;
7319
7320 tp->hw_start = cfg->hw_start;
7321 tp->event_slow = cfg->event_slow;
7322
7323 tp->opts1_mask = (tp->mac_version != RTL_GIGA_MAC_VER_01) ?
7324 ~(RxBOVF | RxFOVF) : ~0;
7325
7326 init_timer(&tp->timer);
7327 tp->timer.data = (unsigned long) dev;
7328 tp->timer.function = rtl8169_phy_timer;
7329
7330 tp->rtl_fw = RTL_FIRMWARE_UNKNOWN;
7331
7332 rc = register_netdev(dev);
7333 if (rc < 0)
7334 goto err_out_msi_4;
7335
7336 pci_set_drvdata(pdev, dev);
7337
7338 netif_info(tp, probe, dev, "%s at 0x%p, %pM, XID %08x IRQ %d\n",
7339 rtl_chip_infos[chipset].name, ioaddr, dev->dev_addr,
7340 (u32)(RTL_R32(TxConfig) & 0x9cf0f8ff), pdev->irq);
7341 if (rtl_chip_infos[chipset].jumbo_max != JUMBO_1K) {
7342 netif_info(tp, probe, dev, "jumbo features [frames: %d bytes, "
7343 "tx checksumming: %s]\n",
7344 rtl_chip_infos[chipset].jumbo_max,
7345 rtl_chip_infos[chipset].jumbo_tx_csum ? "ok" : "ko");
7346 }
7347
7348 if (tp->mac_version == RTL_GIGA_MAC_VER_27 ||
7349 tp->mac_version == RTL_GIGA_MAC_VER_28 ||
7350 tp->mac_version == RTL_GIGA_MAC_VER_31) {
7351 rtl8168_driver_start(tp);
7352 }
7353
7354 device_set_wakeup_enable(&pdev->dev, tp->features & RTL_FEATURE_WOL);
7355
7356 if (pci_dev_run_wake(pdev))
7357 pm_runtime_put_noidle(&pdev->dev);
7358
7359 netif_carrier_off(dev);
7360
7361 out:
7362 return rc;
7363
7364 err_out_msi_4:
7365 netif_napi_del(&tp->napi);
7366 rtl_disable_msi(pdev, tp);
7367 iounmap(ioaddr);
7368 err_out_free_res_3:
7369 pci_release_regions(pdev);
7370 err_out_mwi_2:
7371 pci_clear_mwi(pdev);
7372 pci_disable_device(pdev);
7373 err_out_free_dev_1:
7374 free_netdev(dev);
7375 goto out;
7376 }
7377
7378 static struct pci_driver rtl8169_pci_driver = {
7379 .name = MODULENAME,
7380 .id_table = rtl8169_pci_tbl,
7381 .probe = rtl_init_one,
7382 .remove = rtl_remove_one,
7383 .shutdown = rtl_shutdown,
7384 .driver.pm = RTL8169_PM_OPS,
7385 };
7386
7387 module_pci_driver(rtl8169_pci_driver);
Linux kernel - Deliverables
This page took 0.289646 seconds and 5 git commands to generate.