projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
[NET]: Introduce and use print_mac() and DECLARE_MAC_BUF()
[deliverable/linux.git] / drivers / net / sky2.c
1 /*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
25 #include <linux/crc32.h>
26 #include <linux/kernel.h>
27 #include <linux/version.h>
28 #include <linux/module.h>
29 #include <linux/netdevice.h>
30 #include <linux/dma-mapping.h>
31 #include <linux/etherdevice.h>
32 #include <linux/ethtool.h>
33 #include <linux/pci.h>
34 #include <linux/aer.h>
35 #include <linux/ip.h>
36 #include <net/ip.h>
37 #include <linux/tcp.h>
38 #include <linux/in.h>
39 #include <linux/delay.h>
40 #include <linux/workqueue.h>
41 #include <linux/if_vlan.h>
42 #include <linux/prefetch.h>
43 #include <linux/debugfs.h>
44 #include <linux/mii.h>
45
46 #include <asm/irq.h>
47
48 #if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
49 #define SKY2_VLAN_TAG_USED 1
50 #endif
51
52 #include "sky2.h"
53
54 #define DRV_NAME "sky2"
55 #define DRV_VERSION "1.18"
56 #define PFX DRV_NAME " "
57
58 /*
59 * The Yukon II chipset takes 64 bit command blocks (called list elements)
60 * that are organized into three (receive, transmit, status) different rings
61 * similar to Tigon3.
62 */
63
64 #define RX_LE_SIZE 1024
65 #define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
66 #define RX_MAX_PENDING (RX_LE_SIZE/6 - 2)
67 #define RX_DEF_PENDING RX_MAX_PENDING
68 #define RX_SKB_ALIGN 8
69
70 #define TX_RING_SIZE 512
71 #define TX_DEF_PENDING (TX_RING_SIZE - 1)
72 #define TX_MIN_PENDING 64
73 #define MAX_SKB_TX_LE (4 + (sizeof(dma_addr_t)/sizeof(u32))*MAX_SKB_FRAGS)
74
75 #define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
76 #define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
77 #define TX_WATCHDOG (5 * HZ)
78 #define NAPI_WEIGHT 64
79 #define PHY_RETRIES 1000
80
81 #define SKY2_EEPROM_MAGIC 0x9955aabb
82
83
84 #define RING_NEXT(x,s) (((x)+1) & ((s)-1))
85
86 static const u32 default_msg =
87 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
88 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
89 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
90
91 static int debug = -1; /* defaults above */
92 module_param(debug, int, 0);
93 MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
94
95 static int copybreak __read_mostly = 128;
96 module_param(copybreak, int, 0);
97 MODULE_PARM_DESC(copybreak, "Receive copy threshold");
98
99 static int disable_msi = 0;
100 module_param(disable_msi, int, 0);
101 MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
102
103 static const struct pci_device_id sky2_id_table[] = {
104 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) }, /* SK-9Sxx */
105 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) }, /* SK-9Exx */
106 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */
107 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4001) }, /* DGE-550SX */
108 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B02) }, /* DGE-560SX */
109 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B03) }, /* DGE-550T */
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) }, /* 88E8021 */
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) }, /* 88E8022 */
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) }, /* 88E8061 */
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) }, /* 88E8062 */
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) }, /* 88E8021 */
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) }, /* 88E8022 */
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) }, /* 88E8061 */
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) }, /* 88E8062 */
118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) }, /* 88E8035 */
119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) }, /* 88E8036 */
120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) }, /* 88E8038 */
121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4353) }, /* 88E8039 */
122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4354) }, /* 88E8040 */
123 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4356) }, /* 88EC033 */
124 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x435A) }, /* 88E8048 */
125 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) }, /* 88E8052 */
126 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) }, /* 88E8050 */
127 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) }, /* 88E8053 */
128 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) }, /* 88E8055 */
129 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4364) }, /* 88E8056 */
130 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4365) }, /* 88E8070 */
131 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4366) }, /* 88EC036 */
132 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4367) }, /* 88EC032 */
133 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4368) }, /* 88EC034 */
134 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4369) }, /* 88EC042 */
135 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436A) }, /* 88E8058 */
136 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436B) }, /* 88E8071 */
137 { 0 }
138 };
139
140 MODULE_DEVICE_TABLE(pci, sky2_id_table);
141
142 /* Avoid conditionals by using array */
143 static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
144 static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
145 static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 };
146
147 /* This driver supports yukon2 chipset only */
148 static const char *yukon2_name[] = {
149 "XL", /* 0xb3 */
150 "EC Ultra", /* 0xb4 */
151 "Extreme", /* 0xb5 */
152 "EC", /* 0xb6 */
153 "FE", /* 0xb7 */
154 "FE+", /* 0xb8 */
155 };
156
157 static void sky2_set_multicast(struct net_device *dev);
158
159 /* Access to external PHY */
160 static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
161 {
162 int i;
163
164 gma_write16(hw, port, GM_SMI_DATA, val);
165 gma_write16(hw, port, GM_SMI_CTRL,
166 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
167
168 for (i = 0; i < PHY_RETRIES; i++) {
169 if (!(gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_BUSY))
170 return 0;
171 udelay(1);
172 }
173
174 printk(KERN_WARNING PFX "%s: phy write timeout\n", hw->dev[port]->name);
175 return -ETIMEDOUT;
176 }
177
178 static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
179 {
180 int i;
181
182 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
183 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
184
185 for (i = 0; i < PHY_RETRIES; i++) {
186 if (gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_RD_VAL) {
187 *val = gma_read16(hw, port, GM_SMI_DATA);
188 return 0;
189 }
190
191 udelay(1);
192 }
193
194 return -ETIMEDOUT;
195 }
196
197 static u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
198 {
199 u16 v;
200
201 if (__gm_phy_read(hw, port, reg, &v) != 0)
202 printk(KERN_WARNING PFX "%s: phy read timeout\n", hw->dev[port]->name);
203 return v;
204 }
205
206
207 static void sky2_power_on(struct sky2_hw *hw)
208 {
209 /* switch power to VCC (WA for VAUX problem) */
210 sky2_write8(hw, B0_POWER_CTRL,
211 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
212
213 /* disable Core Clock Division, */
214 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
215
216 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
217 /* enable bits are inverted */
218 sky2_write8(hw, B2_Y2_CLK_GATE,
219 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
220 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
221 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
222 else
223 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
224
225 if (hw->flags & SKY2_HW_ADV_POWER_CTL) {
226 struct pci_dev *pdev = hw->pdev;
227 u32 reg;
228
229 pci_write_config_dword(pdev, PCI_DEV_REG3, 0);
230
231 pci_read_config_dword(pdev, PCI_DEV_REG4, &reg);
232 /* set all bits to 0 except bits 15..12 and 8 */
233 reg &= P_ASPM_CONTROL_MSK;
234 pci_write_config_dword(pdev, PCI_DEV_REG4, reg);
235
236 pci_read_config_dword(pdev, PCI_DEV_REG5, &reg);
237 /* set all bits to 0 except bits 28 & 27 */
238 reg &= P_CTL_TIM_VMAIN_AV_MSK;
239 pci_write_config_dword(pdev, PCI_DEV_REG5, reg);
240
241 pci_write_config_dword(pdev, PCI_CFG_REG_1, 0);
242
243 /* Enable workaround for dev 4.107 on Yukon-Ultra & Extreme */
244 reg = sky2_read32(hw, B2_GP_IO);
245 reg |= GLB_GPIO_STAT_RACE_DIS;
246 sky2_write32(hw, B2_GP_IO, reg);
247
248 sky2_read32(hw, B2_GP_IO);
249 }
250 }
251
252 static void sky2_power_aux(struct sky2_hw *hw)
253 {
254 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
255 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
256 else
257 /* enable bits are inverted */
258 sky2_write8(hw, B2_Y2_CLK_GATE,
259 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
260 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
261 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
262
263 /* switch power to VAUX */
264 if (sky2_read16(hw, B0_CTST) & Y2_VAUX_AVAIL)
265 sky2_write8(hw, B0_POWER_CTRL,
266 (PC_VAUX_ENA | PC_VCC_ENA |
267 PC_VAUX_ON | PC_VCC_OFF));
268 }
269
270 static void sky2_gmac_reset(struct sky2_hw *hw, unsigned port)
271 {
272 u16 reg;
273
274 /* disable all GMAC IRQ's */
275 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
276 /* disable PHY IRQs */
277 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
278
279 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
280 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
281 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
282 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
283
284 reg = gma_read16(hw, port, GM_RX_CTRL);
285 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
286 gma_write16(hw, port, GM_RX_CTRL, reg);
287 }
288
289 /* flow control to advertise bits */
290 static const u16 copper_fc_adv[] = {
291 [FC_NONE] = 0,
292 [FC_TX] = PHY_M_AN_ASP,
293 [FC_RX] = PHY_M_AN_PC,
294 [FC_BOTH] = PHY_M_AN_PC | PHY_M_AN_ASP,
295 };
296
297 /* flow control to advertise bits when using 1000BaseX */
298 static const u16 fiber_fc_adv[] = {
299 [FC_BOTH] = PHY_M_P_BOTH_MD_X,
300 [FC_TX] = PHY_M_P_ASYM_MD_X,
301 [FC_RX] = PHY_M_P_SYM_MD_X,
302 [FC_NONE] = PHY_M_P_NO_PAUSE_X,
303 };
304
305 /* flow control to GMA disable bits */
306 static const u16 gm_fc_disable[] = {
307 [FC_NONE] = GM_GPCR_FC_RX_DIS | GM_GPCR_FC_TX_DIS,
308 [FC_TX] = GM_GPCR_FC_RX_DIS,
309 [FC_RX] = GM_GPCR_FC_TX_DIS,
310 [FC_BOTH] = 0,
311 };
312
313
314 static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
315 {
316 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
317 u16 ctrl, ct1000, adv, pg, ledctrl, ledover, reg;
318
319 if (sky2->autoneg == AUTONEG_ENABLE &&
320 !(hw->flags & SKY2_HW_NEWER_PHY)) {
321 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
322
323 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
324 PHY_M_EC_MAC_S_MSK);
325 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
326
327 /* on PHY 88E1040 Rev.D0 (and newer) downshift control changed */
328 if (hw->chip_id == CHIP_ID_YUKON_EC)
329 /* set downshift counter to 3x and enable downshift */
330 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
331 else
332 /* set master & slave downshift counter to 1x */
333 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
334
335 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
336 }
337
338 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
339 if (sky2_is_copper(hw)) {
340 if (!(hw->flags & SKY2_HW_GIGABIT)) {
341 /* enable automatic crossover */
342 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
343
344 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
345 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
346 u16 spec;
347
348 /* Enable Class A driver for FE+ A0 */
349 spec = gm_phy_read(hw, port, PHY_MARV_FE_SPEC_2);
350 spec |= PHY_M_FESC_SEL_CL_A;
351 gm_phy_write(hw, port, PHY_MARV_FE_SPEC_2, spec);
352 }
353 } else {
354 /* disable energy detect */
355 ctrl &= ~PHY_M_PC_EN_DET_MSK;
356
357 /* enable automatic crossover */
358 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
359
360 /* downshift on PHY 88E1112 and 88E1149 is changed */
361 if (sky2->autoneg == AUTONEG_ENABLE
362 && (hw->flags & SKY2_HW_NEWER_PHY)) {
363 /* set downshift counter to 3x and enable downshift */
364 ctrl &= ~PHY_M_PC_DSC_MSK;
365 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
366 }
367 }
368 } else {
369 /* workaround for deviation #4.88 (CRC errors) */
370 /* disable Automatic Crossover */
371
372 ctrl &= ~PHY_M_PC_MDIX_MSK;
373 }
374
375 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
376
377 /* special setup for PHY 88E1112 Fiber */
378 if (hw->chip_id == CHIP_ID_YUKON_XL && (hw->flags & SKY2_HW_FIBRE_PHY)) {
379 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
380
381 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
382 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
383 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
384 ctrl &= ~PHY_M_MAC_MD_MSK;
385 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
386 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
387
388 if (hw->pmd_type == 'P') {
389 /* select page 1 to access Fiber registers */
390 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
391
392 /* for SFP-module set SIGDET polarity to low */
393 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
394 ctrl |= PHY_M_FIB_SIGD_POL;
395 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
396 }
397
398 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
399 }
400
401 ctrl = PHY_CT_RESET;
402 ct1000 = 0;
403 adv = PHY_AN_CSMA;
404 reg = 0;
405
406 if (sky2->autoneg == AUTONEG_ENABLE) {
407 if (sky2_is_copper(hw)) {
408 if (sky2->advertising & ADVERTISED_1000baseT_Full)
409 ct1000 |= PHY_M_1000C_AFD;
410 if (sky2->advertising & ADVERTISED_1000baseT_Half)
411 ct1000 |= PHY_M_1000C_AHD;
412 if (sky2->advertising & ADVERTISED_100baseT_Full)
413 adv |= PHY_M_AN_100_FD;
414 if (sky2->advertising & ADVERTISED_100baseT_Half)
415 adv |= PHY_M_AN_100_HD;
416 if (sky2->advertising & ADVERTISED_10baseT_Full)
417 adv |= PHY_M_AN_10_FD;
418 if (sky2->advertising & ADVERTISED_10baseT_Half)
419 adv |= PHY_M_AN_10_HD;
420
421 adv |= copper_fc_adv[sky2->flow_mode];
422 } else { /* special defines for FIBER (88E1040S only) */
423 if (sky2->advertising & ADVERTISED_1000baseT_Full)
424 adv |= PHY_M_AN_1000X_AFD;
425 if (sky2->advertising & ADVERTISED_1000baseT_Half)
426 adv |= PHY_M_AN_1000X_AHD;
427
428 adv |= fiber_fc_adv[sky2->flow_mode];
429 }
430
431 /* Restart Auto-negotiation */
432 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
433 } else {
434 /* forced speed/duplex settings */
435 ct1000 = PHY_M_1000C_MSE;
436
437 /* Disable auto update for duplex flow control and speed */
438 reg |= GM_GPCR_AU_ALL_DIS;
439
440 switch (sky2->speed) {
441 case SPEED_1000:
442 ctrl |= PHY_CT_SP1000;
443 reg |= GM_GPCR_SPEED_1000;
444 break;
445 case SPEED_100:
446 ctrl |= PHY_CT_SP100;
447 reg |= GM_GPCR_SPEED_100;
448 break;
449 }
450
451 if (sky2->duplex == DUPLEX_FULL) {
452 reg |= GM_GPCR_DUP_FULL;
453 ctrl |= PHY_CT_DUP_MD;
454 } else if (sky2->speed < SPEED_1000)
455 sky2->flow_mode = FC_NONE;
456
457
458 reg |= gm_fc_disable[sky2->flow_mode];
459
460 /* Forward pause packets to GMAC? */
461 if (sky2->flow_mode & FC_RX)
462 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
463 else
464 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
465 }
466
467 gma_write16(hw, port, GM_GP_CTRL, reg);
468
469 if (hw->flags & SKY2_HW_GIGABIT)
470 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
471
472 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
473 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
474
475 /* Setup Phy LED's */
476 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
477 ledover = 0;
478
479 switch (hw->chip_id) {
480 case CHIP_ID_YUKON_FE:
481 /* on 88E3082 these bits are at 11..9 (shifted left) */
482 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
483
484 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
485
486 /* delete ACT LED control bits */
487 ctrl &= ~PHY_M_FELP_LED1_MSK;
488 /* change ACT LED control to blink mode */
489 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
490 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
491 break;
492
493 case CHIP_ID_YUKON_FE_P:
494 /* Enable Link Partner Next Page */
495 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
496 ctrl |= PHY_M_PC_ENA_LIP_NP;
497
498 /* disable Energy Detect and enable scrambler */
499 ctrl &= ~(PHY_M_PC_ENA_ENE_DT | PHY_M_PC_DIS_SCRAMB);
500 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
501
502 /* set LED2 -> ACT, LED1 -> LINK, LED0 -> SPEED */
503 ctrl = PHY_M_FELP_LED2_CTRL(LED_PAR_CTRL_ACT_BL) |
504 PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_LINK) |
505 PHY_M_FELP_LED0_CTRL(LED_PAR_CTRL_SPEED);
506
507 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
508 break;
509
510 case CHIP_ID_YUKON_XL:
511 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
512
513 /* select page 3 to access LED control register */
514 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
515
516 /* set LED Function Control register */
517 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
518 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
519 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
520 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
521 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
522
523 /* set Polarity Control register */
524 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
525 (PHY_M_POLC_LS1_P_MIX(4) |
526 PHY_M_POLC_IS0_P_MIX(4) |
527 PHY_M_POLC_LOS_CTRL(2) |
528 PHY_M_POLC_INIT_CTRL(2) |
529 PHY_M_POLC_STA1_CTRL(2) |
530 PHY_M_POLC_STA0_CTRL(2)));
531
532 /* restore page register */
533 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
534 break;
535
536 case CHIP_ID_YUKON_EC_U:
537 case CHIP_ID_YUKON_EX:
538 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
539
540 /* select page 3 to access LED control register */
541 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
542
543 /* set LED Function Control register */
544 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
545 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
546 PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */
547 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
548 PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */
549
550 /* set Blink Rate in LED Timer Control Register */
551 gm_phy_write(hw, port, PHY_MARV_INT_MASK,
552 ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS));
553 /* restore page register */
554 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
555 break;
556
557 default:
558 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
559 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
560 /* turn off the Rx LED (LED_RX) */
561 ledover &= ~PHY_M_LED_MO_RX;
562 }
563
564 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
565 hw->chip_rev == CHIP_REV_YU_EC_U_A1) {
566 /* apply fixes in PHY AFE */
567 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255);
568
569 /* increase differential signal amplitude in 10BASE-T */
570 gm_phy_write(hw, port, 0x18, 0xaa99);
571 gm_phy_write(hw, port, 0x17, 0x2011);
572
573 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
574 gm_phy_write(hw, port, 0x18, 0xa204);
575 gm_phy_write(hw, port, 0x17, 0x2002);
576
577 /* set page register to 0 */
578 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
579 } else if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
580 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
581 /* apply workaround for integrated resistors calibration */
582 gm_phy_write(hw, port, PHY_MARV_PAGE_ADDR, 17);
583 gm_phy_write(hw, port, PHY_MARV_PAGE_DATA, 0x3f60);
584 } else if (hw->chip_id != CHIP_ID_YUKON_EX) {
585 /* no effect on Yukon-XL */
586 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
587
588 if (sky2->autoneg == AUTONEG_DISABLE || sky2->speed == SPEED_100) {
589 /* turn on 100 Mbps LED (LED_LINK100) */
590 ledover |= PHY_M_LED_MO_100;
591 }
592
593 if (ledover)
594 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
595
596 }
597
598 /* Enable phy interrupt on auto-negotiation complete (or link up) */
599 if (sky2->autoneg == AUTONEG_ENABLE)
600 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
601 else
602 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
603 }
604
605 static void sky2_phy_power(struct sky2_hw *hw, unsigned port, int onoff)
606 {
607 struct pci_dev *pdev = hw->pdev;
608 u32 reg1;
609 static const u32 phy_power[]
610 = { PCI_Y2_PHY1_POWD, PCI_Y2_PHY2_POWD };
611
612 /* looks like this XL is back asswards .. */
613 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
614 onoff = !onoff;
615
616 pci_read_config_dword(pdev, PCI_DEV_REG1, &reg1);
617 if (onoff)
618 /* Turn off phy power saving */
619 reg1 &= ~phy_power[port];
620 else
621 reg1 |= phy_power[port];
622
623 pci_write_config_dword(pdev, PCI_DEV_REG1, reg1);
624 pci_read_config_dword(pdev, PCI_DEV_REG1, &reg1);
625
626 udelay(100);
627 }
628
629 /* Force a renegotiation */
630 static void sky2_phy_reinit(struct sky2_port *sky2)
631 {
632 spin_lock_bh(&sky2->phy_lock);
633 sky2_phy_init(sky2->hw, sky2->port);
634 spin_unlock_bh(&sky2->phy_lock);
635 }
636
637 /* Put device in state to listen for Wake On Lan */
638 static void sky2_wol_init(struct sky2_port *sky2)
639 {
640 struct sky2_hw *hw = sky2->hw;
641 unsigned port = sky2->port;
642 enum flow_control save_mode;
643 u16 ctrl;
644 u32 reg1;
645
646 /* Bring hardware out of reset */
647 sky2_write16(hw, B0_CTST, CS_RST_CLR);
648 sky2_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR);
649
650 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
651 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
652
653 /* Force to 10/100
654 * sky2_reset will re-enable on resume
655 */
656 save_mode = sky2->flow_mode;
657 ctrl = sky2->advertising;
658
659 sky2->advertising &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full);
660 sky2->flow_mode = FC_NONE;
661 sky2_phy_power(hw, port, 1);
662 sky2_phy_reinit(sky2);
663
664 sky2->flow_mode = save_mode;
665 sky2->advertising = ctrl;
666
667 /* Set GMAC to no flow control and auto update for speed/duplex */
668 gma_write16(hw, port, GM_GP_CTRL,
669 GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA|
670 GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS);
671
672 /* Set WOL address */
673 memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR),
674 sky2->netdev->dev_addr, ETH_ALEN);
675
676 /* Turn on appropriate WOL control bits */
677 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT);
678 ctrl = 0;
679 if (sky2->wol & WAKE_PHY)
680 ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT;
681 else
682 ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT;
683
684 if (sky2->wol & WAKE_MAGIC)
685 ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT;
686 else
687 ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT;;
688
689 ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT;
690 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl);
691
692 /* Turn on legacy PCI-Express PME mode */
693 pci_read_config_dword(hw->pdev, PCI_DEV_REG1, &reg1);
694 reg1 |= PCI_Y2_PME_LEGACY;
695 pci_write_config_dword(hw->pdev, PCI_DEV_REG1, reg1);
696
697 /* block receiver */
698 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
699
700 }
701
702 static void sky2_set_tx_stfwd(struct sky2_hw *hw, unsigned port)
703 {
704 struct net_device *dev = hw->dev[port];
705
706 if (dev->mtu <= ETH_DATA_LEN)
707 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
708 TX_JUMBO_DIS | TX_STFW_ENA);
709
710 else if (hw->chip_id != CHIP_ID_YUKON_EC_U)
711 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
712 TX_STFW_ENA | TX_JUMBO_ENA);
713 else {
714 /* set Tx GMAC FIFO Almost Empty Threshold */
715 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR),
716 (ECU_JUMBO_WM << 16) | ECU_AE_THR);
717
718 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
719 TX_JUMBO_ENA | TX_STFW_DIS);
720
721 /* Can't do offload because of lack of store/forward */
722 dev->features &= ~(NETIF_F_TSO | NETIF_F_SG | NETIF_F_ALL_CSUM);
723 }
724 }
725
726 static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
727 {
728 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
729 u16 reg;
730 u32 rx_reg;
731 int i;
732 const u8 *addr = hw->dev[port]->dev_addr;
733
734 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
735 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
736
737 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
738
739 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
740 /* WA DEV_472 -- looks like crossed wires on port 2 */
741 /* clear GMAC 1 Control reset */
742 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
743 do {
744 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
745 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
746 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
747 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
748 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
749 }
750
751 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
752
753 /* Enable Transmit FIFO Underrun */
754 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
755
756 spin_lock_bh(&sky2->phy_lock);
757 sky2_phy_init(hw, port);
758 spin_unlock_bh(&sky2->phy_lock);
759
760 /* MIB clear */
761 reg = gma_read16(hw, port, GM_PHY_ADDR);
762 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
763
764 for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4)
765 gma_read16(hw, port, i);
766 gma_write16(hw, port, GM_PHY_ADDR, reg);
767
768 /* transmit control */
769 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
770
771 /* receive control reg: unicast + multicast + no FCS */
772 gma_write16(hw, port, GM_RX_CTRL,
773 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
774
775 /* transmit flow control */
776 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
777
778 /* transmit parameter */
779 gma_write16(hw, port, GM_TX_PARAM,
780 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
781 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
782 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
783 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
784
785 /* serial mode register */
786 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
787 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
788
789 if (hw->dev[port]->mtu > ETH_DATA_LEN)
790 reg |= GM_SMOD_JUMBO_ENA;
791
792 gma_write16(hw, port, GM_SERIAL_MODE, reg);
793
794 /* virtual address for data */
795 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
796
797 /* physical address: used for pause frames */
798 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
799
800 /* ignore counter overflows */
801 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
802 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
803 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
804
805 /* Configure Rx MAC FIFO */
806 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
807 rx_reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
808 if (hw->chip_id == CHIP_ID_YUKON_EX ||
809 hw->chip_id == CHIP_ID_YUKON_FE_P)
810 rx_reg |= GMF_RX_OVER_ON;
811
812 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), rx_reg);
813
814 /* Flush Rx MAC FIFO on any flow control or error */
815 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
816
817 /* Set threshold to 0xa (64 bytes) + 1 to workaround pause bug */
818 reg = RX_GMF_FL_THR_DEF + 1;
819 /* Another magic mystery workaround from sk98lin */
820 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
821 hw->chip_rev == CHIP_REV_YU_FE2_A0)
822 reg = 0x178;
823 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), reg);
824
825 /* Configure Tx MAC FIFO */
826 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
827 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
828
829 /* On chips without ram buffer, pause is controled by MAC level */
830 if (sky2_read8(hw, B2_E_0) == 0) {
831 sky2_write8(hw, SK_REG(port, RX_GMF_LP_THR), 768/8);
832 sky2_write8(hw, SK_REG(port, RX_GMF_UP_THR), 1024/8);
833
834 sky2_set_tx_stfwd(hw, port);
835 }
836
837 }
838
839 /* Assign Ram Buffer allocation to queue */
840 static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, u32 space)
841 {
842 u32 end;
843
844 /* convert from K bytes to qwords used for hw register */
845 start *= 1024/8;
846 space *= 1024/8;
847 end = start + space - 1;
848
849 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
850 sky2_write32(hw, RB_ADDR(q, RB_START), start);
851 sky2_write32(hw, RB_ADDR(q, RB_END), end);
852 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
853 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
854
855 if (q == Q_R1 || q == Q_R2) {
856 u32 tp = space - space/4;
857
858 /* On receive queue's set the thresholds
859 * give receiver priority when > 3/4 full
860 * send pause when down to 2K
861 */
862 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
863 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
864
865 tp = space - 2048/8;
866 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
867 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
868 } else {
869 /* Enable store & forward on Tx queue's because
870 * Tx FIFO is only 1K on Yukon
871 */
872 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
873 }
874
875 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
876 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
877 }
878
879 /* Setup Bus Memory Interface */
880 static void sky2_qset(struct sky2_hw *hw, u16 q)
881 {
882 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
883 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
884 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
885 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
886 }
887
888 /* Setup prefetch unit registers. This is the interface between
889 * hardware and driver list elements
890 */
891 static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
892 u64 addr, u32 last)
893 {
894 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
895 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
896 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), addr >> 32);
897 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), (u32) addr);
898 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
899 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
900
901 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
902 }
903
904 static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2)
905 {
906 struct sky2_tx_le *le = sky2->tx_le + sky2->tx_prod;
907
908 sky2->tx_prod = RING_NEXT(sky2->tx_prod, TX_RING_SIZE);
909 le->ctrl = 0;
910 return le;
911 }
912
913 static void tx_init(struct sky2_port *sky2)
914 {
915 struct sky2_tx_le *le;
916
917 sky2->tx_prod = sky2->tx_cons = 0;
918 sky2->tx_tcpsum = 0;
919 sky2->tx_last_mss = 0;
920
921 le = get_tx_le(sky2);
922 le->addr = 0;
923 le->opcode = OP_ADDR64 | HW_OWNER;
924 sky2->tx_addr64 = 0;
925 }
926
927 static inline struct tx_ring_info *tx_le_re(struct sky2_port *sky2,
928 struct sky2_tx_le *le)
929 {
930 return sky2->tx_ring + (le - sky2->tx_le);
931 }
932
933 /* Update chip's next pointer */
934 static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
935 {
936 /* Make sure write' to descriptors are complete before we tell hardware */
937 wmb();
938 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
939
940 /* Synchronize I/O on since next processor may write to tail */
941 mmiowb();
942 }
943
944
945 static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
946 {
947 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
948 sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE);
949 le->ctrl = 0;
950 return le;
951 }
952
953 /* Build description to hardware for one receive segment */
954 static void sky2_rx_add(struct sky2_port *sky2, u8 op,
955 dma_addr_t map, unsigned len)
956 {
957 struct sky2_rx_le *le;
958 u32 hi = upper_32_bits(map);
959
960 if (sky2->rx_addr64 != hi) {
961 le = sky2_next_rx(sky2);
962 le->addr = cpu_to_le32(hi);
963 le->opcode = OP_ADDR64 | HW_OWNER;
964 sky2->rx_addr64 = upper_32_bits(map + len);
965 }
966
967 le = sky2_next_rx(sky2);
968 le->addr = cpu_to_le32((u32) map);
969 le->length = cpu_to_le16(len);
970 le->opcode = op | HW_OWNER;
971 }
972
973 /* Build description to hardware for one possibly fragmented skb */
974 static void sky2_rx_submit(struct sky2_port *sky2,
975 const struct rx_ring_info *re)
976 {
977 int i;
978
979 sky2_rx_add(sky2, OP_PACKET, re->data_addr, sky2->rx_data_size);
980
981 for (i = 0; i < skb_shinfo(re->skb)->nr_frags; i++)
982 sky2_rx_add(sky2, OP_BUFFER, re->frag_addr[i], PAGE_SIZE);
983 }
984
985
986 static void sky2_rx_map_skb(struct pci_dev *pdev, struct rx_ring_info *re,
987 unsigned size)
988 {
989 struct sk_buff *skb = re->skb;
990 int i;
991
992 re->data_addr = pci_map_single(pdev, skb->data, size, PCI_DMA_FROMDEVICE);
993 pci_unmap_len_set(re, data_size, size);
994
995 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
996 re->frag_addr[i] = pci_map_page(pdev,
997 skb_shinfo(skb)->frags[i].page,
998 skb_shinfo(skb)->frags[i].page_offset,
999 skb_shinfo(skb)->frags[i].size,
1000 PCI_DMA_FROMDEVICE);
1001 }
1002
1003 static void sky2_rx_unmap_skb(struct pci_dev *pdev, struct rx_ring_info *re)
1004 {
1005 struct sk_buff *skb = re->skb;
1006 int i;
1007
1008 pci_unmap_single(pdev, re->data_addr, pci_unmap_len(re, data_size),
1009 PCI_DMA_FROMDEVICE);
1010
1011 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1012 pci_unmap_page(pdev, re->frag_addr[i],
1013 skb_shinfo(skb)->frags[i].size,
1014 PCI_DMA_FROMDEVICE);
1015 }
1016
1017 /* Tell chip where to start receive checksum.
1018 * Actually has two checksums, but set both same to avoid possible byte
1019 * order problems.
1020 */
1021 static void rx_set_checksum(struct sky2_port *sky2)
1022 {
1023 struct sky2_rx_le *le = sky2_next_rx(sky2);
1024
1025 le->addr = cpu_to_le32((ETH_HLEN << 16) | ETH_HLEN);
1026 le->ctrl = 0;
1027 le->opcode = OP_TCPSTART | HW_OWNER;
1028
1029 sky2_write32(sky2->hw,
1030 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
1031 sky2->rx_csum ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
1032 }
1033
1034 /*
1035 * The RX Stop command will not work for Yukon-2 if the BMU does not
1036 * reach the end of packet and since we can't make sure that we have
1037 * incoming data, we must reset the BMU while it is not doing a DMA
1038 * transfer. Since it is possible that the RX path is still active,
1039 * the RX RAM buffer will be stopped first, so any possible incoming
1040 * data will not trigger a DMA. After the RAM buffer is stopped, the
1041 * BMU is polled until any DMA in progress is ended and only then it
1042 * will be reset.
1043 */
1044 static void sky2_rx_stop(struct sky2_port *sky2)
1045 {
1046 struct sky2_hw *hw = sky2->hw;
1047 unsigned rxq = rxqaddr[sky2->port];
1048 int i;
1049
1050 /* disable the RAM Buffer receive queue */
1051 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
1052
1053 for (i = 0; i < 0xffff; i++)
1054 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
1055 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
1056 goto stopped;
1057
1058 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
1059 sky2->netdev->name);
1060 stopped:
1061 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
1062
1063 /* reset the Rx prefetch unit */
1064 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
1065 mmiowb();
1066 }
1067
1068 /* Clean out receive buffer area, assumes receiver hardware stopped */
1069 static void sky2_rx_clean(struct sky2_port *sky2)
1070 {
1071 unsigned i;
1072
1073 memset(sky2->rx_le, 0, RX_LE_BYTES);
1074 for (i = 0; i < sky2->rx_pending; i++) {
1075 struct rx_ring_info *re = sky2->rx_ring + i;
1076
1077 if (re->skb) {
1078 sky2_rx_unmap_skb(sky2->hw->pdev, re);
1079 kfree_skb(re->skb);
1080 re->skb = NULL;
1081 }
1082 }
1083 }
1084
1085 /* Basic MII support */
1086 static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1087 {
1088 struct mii_ioctl_data *data = if_mii(ifr);
1089 struct sky2_port *sky2 = netdev_priv(dev);
1090 struct sky2_hw *hw = sky2->hw;
1091 int err = -EOPNOTSUPP;
1092
1093 if (!netif_running(dev))
1094 return -ENODEV; /* Phy still in reset */
1095
1096 switch (cmd) {
1097 case SIOCGMIIPHY:
1098 data->phy_id = PHY_ADDR_MARV;
1099
1100 /* fallthru */
1101 case SIOCGMIIREG: {
1102 u16 val = 0;
1103
1104 spin_lock_bh(&sky2->phy_lock);
1105 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
1106 spin_unlock_bh(&sky2->phy_lock);
1107
1108 data->val_out = val;
1109 break;
1110 }
1111
1112 case SIOCSMIIREG:
1113 if (!capable(CAP_NET_ADMIN))
1114 return -EPERM;
1115
1116 spin_lock_bh(&sky2->phy_lock);
1117 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
1118 data->val_in);
1119 spin_unlock_bh(&sky2->phy_lock);
1120 break;
1121 }
1122 return err;
1123 }
1124
1125 #ifdef SKY2_VLAN_TAG_USED
1126 static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
1127 {
1128 struct sky2_port *sky2 = netdev_priv(dev);
1129 struct sky2_hw *hw = sky2->hw;
1130 u16 port = sky2->port;
1131
1132 netif_tx_lock_bh(dev);
1133 napi_disable(&hw->napi);
1134
1135 sky2->vlgrp = grp;
1136 if (grp) {
1137 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1138 RX_VLAN_STRIP_ON);
1139 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1140 TX_VLAN_TAG_ON);
1141 } else {
1142 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1143 RX_VLAN_STRIP_OFF);
1144 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1145 TX_VLAN_TAG_OFF);
1146 }
1147
1148 napi_enable(&hw->napi);
1149 netif_tx_unlock_bh(dev);
1150 }
1151 #endif
1152
1153 /*
1154 * Allocate an skb for receiving. If the MTU is large enough
1155 * make the skb non-linear with a fragment list of pages.
1156 *
1157 * It appears the hardware has a bug in the FIFO logic that
1158 * cause it to hang if the FIFO gets overrun and the receive buffer
1159 * is not 64 byte aligned. The buffer returned from netdev_alloc_skb is
1160 * aligned except if slab debugging is enabled.
1161 */
1162 static struct sk_buff *sky2_rx_alloc(struct sky2_port *sky2)
1163 {
1164 struct sk_buff *skb;
1165 unsigned long p;
1166 int i;
1167
1168 skb = netdev_alloc_skb(sky2->netdev, sky2->rx_data_size + RX_SKB_ALIGN);
1169 if (!skb)
1170 goto nomem;
1171
1172 p = (unsigned long) skb->data;
1173 skb_reserve(skb, ALIGN(p, RX_SKB_ALIGN) - p);
1174
1175 for (i = 0; i < sky2->rx_nfrags; i++) {
1176 struct page *page = alloc_page(GFP_ATOMIC);
1177
1178 if (!page)
1179 goto free_partial;
1180 skb_fill_page_desc(skb, i, page, 0, PAGE_SIZE);
1181 }
1182
1183 return skb;
1184 free_partial:
1185 kfree_skb(skb);
1186 nomem:
1187 return NULL;
1188 }
1189
1190 static inline void sky2_rx_update(struct sky2_port *sky2, unsigned rxq)
1191 {
1192 sky2_put_idx(sky2->hw, rxq, sky2->rx_put);
1193 }
1194
1195 /*
1196 * Allocate and setup receiver buffer pool.
1197 * Normal case this ends up creating one list element for skb
1198 * in the receive ring. Worst case if using large MTU and each
1199 * allocation falls on a different 64 bit region, that results
1200 * in 6 list elements per ring entry.
1201 * One element is used for checksum enable/disable, and one
1202 * extra to avoid wrap.
1203 */
1204 static int sky2_rx_start(struct sky2_port *sky2)
1205 {
1206 struct sky2_hw *hw = sky2->hw;
1207 struct rx_ring_info *re;
1208 unsigned rxq = rxqaddr[sky2->port];
1209 unsigned i, size, space, thresh;
1210
1211 sky2->rx_put = sky2->rx_next = 0;
1212 sky2_qset(hw, rxq);
1213
1214 /* On PCI express lowering the watermark gives better performance */
1215 if (pci_find_capability(hw->pdev, PCI_CAP_ID_EXP))
1216 sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX);
1217
1218 /* These chips have no ram buffer?
1219 * MAC Rx RAM Read is controlled by hardware */
1220 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
1221 (hw->chip_rev == CHIP_REV_YU_EC_U_A1
1222 || hw->chip_rev == CHIP_REV_YU_EC_U_B0))
1223 sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS);
1224
1225 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
1226
1227 if (!(hw->flags & SKY2_HW_NEW_LE))
1228 rx_set_checksum(sky2);
1229
1230 /* Space needed for frame data + headers rounded up */
1231 size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8);
1232
1233 /* Stopping point for hardware truncation */
1234 thresh = (size - 8) / sizeof(u32);
1235
1236 /* Account for overhead of skb - to avoid order > 0 allocation */
1237 space = SKB_DATA_ALIGN(size) + NET_SKB_PAD
1238 + sizeof(struct skb_shared_info);
1239
1240 sky2->rx_nfrags = space >> PAGE_SHIFT;
1241 BUG_ON(sky2->rx_nfrags > ARRAY_SIZE(re->frag_addr));
1242
1243 if (sky2->rx_nfrags != 0) {
1244 /* Compute residue after pages */
1245 space = sky2->rx_nfrags << PAGE_SHIFT;
1246
1247 if (space < size)
1248 size -= space;
1249 else
1250 size = 0;
1251
1252 /* Optimize to handle small packets and headers */
1253 if (size < copybreak)
1254 size = copybreak;
1255 if (size < ETH_HLEN)
1256 size = ETH_HLEN;
1257 }
1258 sky2->rx_data_size = size;
1259
1260 /* Fill Rx ring */
1261 for (i = 0; i < sky2->rx_pending; i++) {
1262 re = sky2->rx_ring + i;
1263
1264 re->skb = sky2_rx_alloc(sky2);
1265 if (!re->skb)
1266 goto nomem;
1267
1268 sky2_rx_map_skb(hw->pdev, re, sky2->rx_data_size);
1269 sky2_rx_submit(sky2, re);
1270 }
1271
1272 /*
1273 * The receiver hangs if it receives frames larger than the
1274 * packet buffer. As a workaround, truncate oversize frames, but
1275 * the register is limited to 9 bits, so if you do frames > 2052
1276 * you better get the MTU right!
1277 */
1278 if (thresh > 0x1ff)
1279 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF);
1280 else {
1281 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh);
1282 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
1283 }
1284
1285 /* Tell chip about available buffers */
1286 sky2_rx_update(sky2, rxq);
1287 return 0;
1288 nomem:
1289 sky2_rx_clean(sky2);
1290 return -ENOMEM;
1291 }
1292
1293 /* Bring up network interface. */
1294 static int sky2_up(struct net_device *dev)
1295 {
1296 struct sky2_port *sky2 = netdev_priv(dev);
1297 struct sky2_hw *hw = sky2->hw;
1298 unsigned port = sky2->port;
1299 u32 imask, ramsize;
1300 int cap, err = -ENOMEM;
1301 struct net_device *otherdev = hw->dev[sky2->port^1];
1302
1303 /*
1304 * On dual port PCI-X card, there is an problem where status
1305 * can be received out of order due to split transactions
1306 */
1307 if (otherdev && netif_running(otherdev) &&
1308 (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) {
1309 struct sky2_port *osky2 = netdev_priv(otherdev);
1310 u16 cmd;
1311
1312 pci_read_config_word(hw->pdev, cap + PCI_X_CMD, &cmd);
1313 cmd &= ~PCI_X_CMD_MAX_SPLIT;
1314 pci_write_config_word(hw->pdev, cap + PCI_X_CMD, cmd);
1315
1316 sky2->rx_csum = 0;
1317 osky2->rx_csum = 0;
1318 }
1319
1320 if (netif_msg_ifup(sky2))
1321 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
1322
1323 netif_carrier_off(dev);
1324
1325 /* must be power of 2 */
1326 sky2->tx_le = pci_alloc_consistent(hw->pdev,
1327 TX_RING_SIZE *
1328 sizeof(struct sky2_tx_le),
1329 &sky2->tx_le_map);
1330 if (!sky2->tx_le)
1331 goto err_out;
1332
1333 sky2->tx_ring = kcalloc(TX_RING_SIZE, sizeof(struct tx_ring_info),
1334 GFP_KERNEL);
1335 if (!sky2->tx_ring)
1336 goto err_out;
1337
1338 tx_init(sky2);
1339
1340 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1341 &sky2->rx_le_map);
1342 if (!sky2->rx_le)
1343 goto err_out;
1344 memset(sky2->rx_le, 0, RX_LE_BYTES);
1345
1346 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct rx_ring_info),
1347 GFP_KERNEL);
1348 if (!sky2->rx_ring)
1349 goto err_out;
1350
1351 sky2_phy_power(hw, port, 1);
1352
1353 sky2_mac_init(hw, port);
1354
1355 /* Register is number of 4K blocks on internal RAM buffer. */
1356 ramsize = sky2_read8(hw, B2_E_0) * 4;
1357 if (ramsize > 0) {
1358 u32 rxspace;
1359
1360 pr_debug(PFX "%s: ram buffer %dK\n", dev->name, ramsize);
1361 if (ramsize < 16)
1362 rxspace = ramsize / 2;
1363 else
1364 rxspace = 8 + (2*(ramsize - 16))/3;
1365
1366 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1367 sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace);
1368
1369 /* Make sure SyncQ is disabled */
1370 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1371 RB_RST_SET);
1372 }
1373
1374 sky2_qset(hw, txqaddr[port]);
1375
1376 /* This is copied from sk98lin 10.0.5.3; no one tells me about erratta's */
1377 if (hw->chip_id == CHIP_ID_YUKON_EX && hw->chip_rev == CHIP_REV_YU_EX_B0)
1378 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_TEST), F_TX_CHK_AUTO_OFF);
1379
1380 /* Set almost empty threshold */
1381 if (hw->chip_id == CHIP_ID_YUKON_EC_U
1382 && hw->chip_rev == CHIP_REV_YU_EC_U_A0)
1383 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), ECU_TXFF_LEV);
1384
1385 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
1386 TX_RING_SIZE - 1);
1387
1388 napi_enable(&hw->napi);
1389
1390 err = sky2_rx_start(sky2);
1391 if (err) {
1392 napi_disable(&hw->napi);
1393 goto err_out;
1394 }
1395
1396 /* Enable interrupts from phy/mac for port */
1397 imask = sky2_read32(hw, B0_IMSK);
1398 imask |= portirq_msk[port];
1399 sky2_write32(hw, B0_IMSK, imask);
1400
1401 return 0;
1402
1403 err_out:
1404 if (sky2->rx_le) {
1405 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1406 sky2->rx_le, sky2->rx_le_map);
1407 sky2->rx_le = NULL;
1408 }
1409 if (sky2->tx_le) {
1410 pci_free_consistent(hw->pdev,
1411 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1412 sky2->tx_le, sky2->tx_le_map);
1413 sky2->tx_le = NULL;
1414 }
1415 kfree(sky2->tx_ring);
1416 kfree(sky2->rx_ring);
1417
1418 sky2->tx_ring = NULL;
1419 sky2->rx_ring = NULL;
1420 return err;
1421 }
1422
1423 /* Modular subtraction in ring */
1424 static inline int tx_dist(unsigned tail, unsigned head)
1425 {
1426 return (head - tail) & (TX_RING_SIZE - 1);
1427 }
1428
1429 /* Number of list elements available for next tx */
1430 static inline int tx_avail(const struct sky2_port *sky2)
1431 {
1432 return sky2->tx_pending - tx_dist(sky2->tx_cons, sky2->tx_prod);
1433 }
1434
1435 /* Estimate of number of transmit list elements required */
1436 static unsigned tx_le_req(const struct sk_buff *skb)
1437 {
1438 unsigned count;
1439
1440 count = sizeof(dma_addr_t) / sizeof(u32);
1441 count += skb_shinfo(skb)->nr_frags * count;
1442
1443 if (skb_is_gso(skb))
1444 ++count;
1445
1446 if (skb->ip_summed == CHECKSUM_PARTIAL)
1447 ++count;
1448
1449 return count;
1450 }
1451
1452 /*
1453 * Put one packet in ring for transmit.
1454 * A single packet can generate multiple list elements, and
1455 * the number of ring elements will probably be less than the number
1456 * of list elements used.
1457 */
1458 static int sky2_xmit_frame(struct sk_buff *skb, struct net_device *dev)
1459 {
1460 struct sky2_port *sky2 = netdev_priv(dev);
1461 struct sky2_hw *hw = sky2->hw;
1462 struct sky2_tx_le *le = NULL;
1463 struct tx_ring_info *re;
1464 unsigned i, len;
1465 dma_addr_t mapping;
1466 u32 addr64;
1467 u16 mss;
1468 u8 ctrl;
1469
1470 if (unlikely(tx_avail(sky2) < tx_le_req(skb)))
1471 return NETDEV_TX_BUSY;
1472
1473 if (unlikely(netif_msg_tx_queued(sky2)))
1474 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
1475 dev->name, sky2->tx_prod, skb->len);
1476
1477 len = skb_headlen(skb);
1478 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
1479 addr64 = upper_32_bits(mapping);
1480
1481 /* Send high bits if changed or crosses boundary */
1482 if (addr64 != sky2->tx_addr64 ||
1483 upper_32_bits(mapping + len) != sky2->tx_addr64) {
1484 le = get_tx_le(sky2);
1485 le->addr = cpu_to_le32(addr64);
1486 le->opcode = OP_ADDR64 | HW_OWNER;
1487 sky2->tx_addr64 = upper_32_bits(mapping + len);
1488 }
1489
1490 /* Check for TCP Segmentation Offload */
1491 mss = skb_shinfo(skb)->gso_size;
1492 if (mss != 0) {
1493
1494 if (!(hw->flags & SKY2_HW_NEW_LE))
1495 mss += ETH_HLEN + ip_hdrlen(skb) + tcp_hdrlen(skb);
1496
1497 if (mss != sky2->tx_last_mss) {
1498 le = get_tx_le(sky2);
1499 le->addr = cpu_to_le32(mss);
1500
1501 if (hw->flags & SKY2_HW_NEW_LE)
1502 le->opcode = OP_MSS | HW_OWNER;
1503 else
1504 le->opcode = OP_LRGLEN | HW_OWNER;
1505 sky2->tx_last_mss = mss;
1506 }
1507 }
1508
1509 ctrl = 0;
1510 #ifdef SKY2_VLAN_TAG_USED
1511 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1512 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1513 if (!le) {
1514 le = get_tx_le(sky2);
1515 le->addr = 0;
1516 le->opcode = OP_VLAN|HW_OWNER;
1517 } else
1518 le->opcode |= OP_VLAN;
1519 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1520 ctrl |= INS_VLAN;
1521 }
1522 #endif
1523
1524 /* Handle TCP checksum offload */
1525 if (skb->ip_summed == CHECKSUM_PARTIAL) {
1526 /* On Yukon EX (some versions) encoding change. */
1527 if (hw->flags & SKY2_HW_AUTO_TX_SUM)
1528 ctrl |= CALSUM; /* auto checksum */
1529 else {
1530 const unsigned offset = skb_transport_offset(skb);
1531 u32 tcpsum;
1532
1533 tcpsum = offset << 16; /* sum start */
1534 tcpsum |= offset + skb->csum_offset; /* sum write */
1535
1536 ctrl |= CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1537 if (ip_hdr(skb)->protocol == IPPROTO_UDP)
1538 ctrl |= UDPTCP;
1539
1540 if (tcpsum != sky2->tx_tcpsum) {
1541 sky2->tx_tcpsum = tcpsum;
1542
1543 le = get_tx_le(sky2);
1544 le->addr = cpu_to_le32(tcpsum);
1545 le->length = 0; /* initial checksum value */
1546 le->ctrl = 1; /* one packet */
1547 le->opcode = OP_TCPLISW | HW_OWNER;
1548 }
1549 }
1550 }
1551
1552 le = get_tx_le(sky2);
1553 le->addr = cpu_to_le32((u32) mapping);
1554 le->length = cpu_to_le16(len);
1555 le->ctrl = ctrl;
1556 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
1557
1558 re = tx_le_re(sky2, le);
1559 re->skb = skb;
1560 pci_unmap_addr_set(re, mapaddr, mapping);
1561 pci_unmap_len_set(re, maplen, len);
1562
1563 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
1564 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
1565
1566 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1567 frag->size, PCI_DMA_TODEVICE);
1568 addr64 = upper_32_bits(mapping);
1569 if (addr64 != sky2->tx_addr64) {
1570 le = get_tx_le(sky2);
1571 le->addr = cpu_to_le32(addr64);
1572 le->ctrl = 0;
1573 le->opcode = OP_ADDR64 | HW_OWNER;
1574 sky2->tx_addr64 = addr64;
1575 }
1576
1577 le = get_tx_le(sky2);
1578 le->addr = cpu_to_le32((u32) mapping);
1579 le->length = cpu_to_le16(frag->size);
1580 le->ctrl = ctrl;
1581 le->opcode = OP_BUFFER | HW_OWNER;
1582
1583 re = tx_le_re(sky2, le);
1584 re->skb = skb;
1585 pci_unmap_addr_set(re, mapaddr, mapping);
1586 pci_unmap_len_set(re, maplen, frag->size);
1587 }
1588
1589 le->ctrl |= EOP;
1590
1591 if (tx_avail(sky2) <= MAX_SKB_TX_LE)
1592 netif_stop_queue(dev);
1593
1594 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
1595
1596 dev->trans_start = jiffies;
1597 return NETDEV_TX_OK;
1598 }
1599
1600 /*
1601 * Free ring elements from starting at tx_cons until "done"
1602 *
1603 * NB: the hardware will tell us about partial completion of multi-part
1604 * buffers so make sure not to free skb to early.
1605 */
1606 static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
1607 {
1608 struct net_device *dev = sky2->netdev;
1609 struct pci_dev *pdev = sky2->hw->pdev;
1610 unsigned idx;
1611
1612 BUG_ON(done >= TX_RING_SIZE);
1613
1614 for (idx = sky2->tx_cons; idx != done;
1615 idx = RING_NEXT(idx, TX_RING_SIZE)) {
1616 struct sky2_tx_le *le = sky2->tx_le + idx;
1617 struct tx_ring_info *re = sky2->tx_ring + idx;
1618
1619 switch(le->opcode & ~HW_OWNER) {
1620 case OP_LARGESEND:
1621 case OP_PACKET:
1622 pci_unmap_single(pdev,
1623 pci_unmap_addr(re, mapaddr),
1624 pci_unmap_len(re, maplen),
1625 PCI_DMA_TODEVICE);
1626 break;
1627 case OP_BUFFER:
1628 pci_unmap_page(pdev, pci_unmap_addr(re, mapaddr),
1629 pci_unmap_len(re, maplen),
1630 PCI_DMA_TODEVICE);
1631 break;
1632 }
1633
1634 if (le->ctrl & EOP) {
1635 if (unlikely(netif_msg_tx_done(sky2)))
1636 printk(KERN_DEBUG "%s: tx done %u\n",
1637 dev->name, idx);
1638
1639 sky2->net_stats.tx_packets++;
1640 sky2->net_stats.tx_bytes += re->skb->len;
1641
1642 dev_kfree_skb_any(re->skb);
1643 sky2->tx_next = RING_NEXT(idx, TX_RING_SIZE);
1644 }
1645 }
1646
1647 sky2->tx_cons = idx;
1648 smp_mb();
1649
1650 if (tx_avail(sky2) > MAX_SKB_TX_LE + 4)
1651 netif_wake_queue(dev);
1652 }
1653
1654 /* Cleanup all untransmitted buffers, assume transmitter not running */
1655 static void sky2_tx_clean(struct net_device *dev)
1656 {
1657 struct sky2_port *sky2 = netdev_priv(dev);
1658
1659 netif_tx_lock_bh(dev);
1660 sky2_tx_complete(sky2, sky2->tx_prod);
1661 netif_tx_unlock_bh(dev);
1662 }
1663
1664 /* Network shutdown */
1665 static int sky2_down(struct net_device *dev)
1666 {
1667 struct sky2_port *sky2 = netdev_priv(dev);
1668 struct sky2_hw *hw = sky2->hw;
1669 unsigned port = sky2->port;
1670 u16 ctrl;
1671 u32 imask;
1672
1673 /* Never really got started! */
1674 if (!sky2->tx_le)
1675 return 0;
1676
1677 if (netif_msg_ifdown(sky2))
1678 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1679
1680 /* Stop more packets from being queued */
1681 netif_stop_queue(dev);
1682
1683 napi_disable(&hw->napi);
1684
1685 /* Disable port IRQ */
1686 imask = sky2_read32(hw, B0_IMSK);
1687 imask &= ~portirq_msk[port];
1688 sky2_write32(hw, B0_IMSK, imask);
1689
1690 sky2_gmac_reset(hw, port);
1691
1692 /* Stop transmitter */
1693 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1694 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1695
1696 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
1697 RB_RST_SET | RB_DIS_OP_MD);
1698
1699 ctrl = gma_read16(hw, port, GM_GP_CTRL);
1700 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
1701 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1702
1703 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1704
1705 /* Workaround shared GMAC reset */
1706 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0
1707 && port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
1708 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1709
1710 /* Disable Force Sync bit and Enable Alloc bit */
1711 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1712 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1713
1714 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1715 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1716 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1717
1718 /* Reset the PCI FIFO of the async Tx queue */
1719 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1720 BMU_RST_SET | BMU_FIFO_RST);
1721
1722 /* Reset the Tx prefetch units */
1723 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1724 PREF_UNIT_RST_SET);
1725
1726 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1727
1728 sky2_rx_stop(sky2);
1729
1730 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
1731 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1732
1733 sky2_phy_power(hw, port, 0);
1734
1735 netif_carrier_off(dev);
1736
1737 /* turn off LED's */
1738 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
1739
1740 synchronize_irq(hw->pdev->irq);
1741
1742 sky2_tx_clean(dev);
1743 sky2_rx_clean(sky2);
1744
1745 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1746 sky2->rx_le, sky2->rx_le_map);
1747 kfree(sky2->rx_ring);
1748
1749 pci_free_consistent(hw->pdev,
1750 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1751 sky2->tx_le, sky2->tx_le_map);
1752 kfree(sky2->tx_ring);
1753
1754 sky2->tx_le = NULL;
1755 sky2->rx_le = NULL;
1756
1757 sky2->rx_ring = NULL;
1758 sky2->tx_ring = NULL;
1759
1760 return 0;
1761 }
1762
1763 static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1764 {
1765 if (hw->flags & SKY2_HW_FIBRE_PHY)
1766 return SPEED_1000;
1767
1768 if (!(hw->flags & SKY2_HW_GIGABIT)) {
1769 if (aux & PHY_M_PS_SPEED_100)
1770 return SPEED_100;
1771 else
1772 return SPEED_10;
1773 }
1774
1775 switch (aux & PHY_M_PS_SPEED_MSK) {
1776 case PHY_M_PS_SPEED_1000:
1777 return SPEED_1000;
1778 case PHY_M_PS_SPEED_100:
1779 return SPEED_100;
1780 default:
1781 return SPEED_10;
1782 }
1783 }
1784
1785 static void sky2_link_up(struct sky2_port *sky2)
1786 {
1787 struct sky2_hw *hw = sky2->hw;
1788 unsigned port = sky2->port;
1789 u16 reg;
1790 static const char *fc_name[] = {
1791 [FC_NONE] = "none",
1792 [FC_TX] = "tx",
1793 [FC_RX] = "rx",
1794 [FC_BOTH] = "both",
1795 };
1796
1797 /* enable Rx/Tx */
1798 reg = gma_read16(hw, port, GM_GP_CTRL);
1799 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1800 gma_write16(hw, port, GM_GP_CTRL, reg);
1801
1802 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1803
1804 netif_carrier_on(sky2->netdev);
1805
1806 mod_timer(&hw->watchdog_timer, jiffies + 1);
1807
1808 /* Turn on link LED */
1809 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
1810 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1811
1812 if (hw->flags & SKY2_HW_NEWER_PHY) {
1813 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
1814 u16 led = PHY_M_LEDC_LOS_CTRL(1); /* link active */
1815
1816 switch(sky2->speed) {
1817 case SPEED_10:
1818 led |= PHY_M_LEDC_INIT_CTRL(7);
1819 break;
1820
1821 case SPEED_100:
1822 led |= PHY_M_LEDC_STA1_CTRL(7);
1823 break;
1824
1825 case SPEED_1000:
1826 led |= PHY_M_LEDC_STA0_CTRL(7);
1827 break;
1828 }
1829
1830 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
1831 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, led);
1832 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
1833 }
1834
1835 if (netif_msg_link(sky2))
1836 printk(KERN_INFO PFX
1837 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
1838 sky2->netdev->name, sky2->speed,
1839 sky2->duplex == DUPLEX_FULL ? "full" : "half",
1840 fc_name[sky2->flow_status]);
1841 }
1842
1843 static void sky2_link_down(struct sky2_port *sky2)
1844 {
1845 struct sky2_hw *hw = sky2->hw;
1846 unsigned port = sky2->port;
1847 u16 reg;
1848
1849 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1850
1851 reg = gma_read16(hw, port, GM_GP_CTRL);
1852 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1853 gma_write16(hw, port, GM_GP_CTRL, reg);
1854
1855 netif_carrier_off(sky2->netdev);
1856
1857 /* Turn on link LED */
1858 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
1859
1860 if (netif_msg_link(sky2))
1861 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
1862
1863 sky2_phy_init(hw, port);
1864 }
1865
1866 static enum flow_control sky2_flow(int rx, int tx)
1867 {
1868 if (rx)
1869 return tx ? FC_BOTH : FC_RX;
1870 else
1871 return tx ? FC_TX : FC_NONE;
1872 }
1873
1874 static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
1875 {
1876 struct sky2_hw *hw = sky2->hw;
1877 unsigned port = sky2->port;
1878 u16 advert, lpa;
1879
1880 advert = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV);
1881 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
1882 if (lpa & PHY_M_AN_RF) {
1883 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
1884 return -1;
1885 }
1886
1887 if (!(aux & PHY_M_PS_SPDUP_RES)) {
1888 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
1889 sky2->netdev->name);
1890 return -1;
1891 }
1892
1893 sky2->speed = sky2_phy_speed(hw, aux);
1894 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
1895
1896 /* Since the pause result bits seem to in different positions on
1897 * different chips. look at registers.
1898 */
1899 if (hw->flags & SKY2_HW_FIBRE_PHY) {
1900 /* Shift for bits in fiber PHY */
1901 advert &= ~(ADVERTISE_PAUSE_CAP|ADVERTISE_PAUSE_ASYM);
1902 lpa &= ~(LPA_PAUSE_CAP|LPA_PAUSE_ASYM);
1903
1904 if (advert & ADVERTISE_1000XPAUSE)
1905 advert |= ADVERTISE_PAUSE_CAP;
1906 if (advert & ADVERTISE_1000XPSE_ASYM)
1907 advert |= ADVERTISE_PAUSE_ASYM;
1908 if (lpa & LPA_1000XPAUSE)
1909 lpa |= LPA_PAUSE_CAP;
1910 if (lpa & LPA_1000XPAUSE_ASYM)
1911 lpa |= LPA_PAUSE_ASYM;
1912 }
1913
1914 sky2->flow_status = FC_NONE;
1915 if (advert & ADVERTISE_PAUSE_CAP) {
1916 if (lpa & LPA_PAUSE_CAP)
1917 sky2->flow_status = FC_BOTH;
1918 else if (advert & ADVERTISE_PAUSE_ASYM)
1919 sky2->flow_status = FC_RX;
1920 } else if (advert & ADVERTISE_PAUSE_ASYM) {
1921 if ((lpa & LPA_PAUSE_CAP) && (lpa & LPA_PAUSE_ASYM))
1922 sky2->flow_status = FC_TX;
1923 }
1924
1925 if (sky2->duplex == DUPLEX_HALF && sky2->speed < SPEED_1000
1926 && !(hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_EX))
1927 sky2->flow_status = FC_NONE;
1928
1929 if (sky2->flow_status & FC_TX)
1930 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
1931 else
1932 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
1933
1934 return 0;
1935 }
1936
1937 /* Interrupt from PHY */
1938 static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
1939 {
1940 struct net_device *dev = hw->dev[port];
1941 struct sky2_port *sky2 = netdev_priv(dev);
1942 u16 istatus, phystat;
1943
1944 if (!netif_running(dev))
1945 return;
1946
1947 spin_lock(&sky2->phy_lock);
1948 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
1949 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
1950
1951 if (netif_msg_intr(sky2))
1952 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
1953 sky2->netdev->name, istatus, phystat);
1954
1955 if (sky2->autoneg == AUTONEG_ENABLE && (istatus & PHY_M_IS_AN_COMPL)) {
1956 if (sky2_autoneg_done(sky2, phystat) == 0)
1957 sky2_link_up(sky2);
1958 goto out;
1959 }
1960
1961 if (istatus & PHY_M_IS_LSP_CHANGE)
1962 sky2->speed = sky2_phy_speed(hw, phystat);
1963
1964 if (istatus & PHY_M_IS_DUP_CHANGE)
1965 sky2->duplex =
1966 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
1967
1968 if (istatus & PHY_M_IS_LST_CHANGE) {
1969 if (phystat & PHY_M_PS_LINK_UP)
1970 sky2_link_up(sky2);
1971 else
1972 sky2_link_down(sky2);
1973 }
1974 out:
1975 spin_unlock(&sky2->phy_lock);
1976 }
1977
1978 /* Transmit timeout is only called if we are running, carrier is up
1979 * and tx queue is full (stopped).
1980 */
1981 static void sky2_tx_timeout(struct net_device *dev)
1982 {
1983 struct sky2_port *sky2 = netdev_priv(dev);
1984 struct sky2_hw *hw = sky2->hw;
1985
1986 if (netif_msg_timer(sky2))
1987 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
1988
1989 printk(KERN_DEBUG PFX "%s: transmit ring %u .. %u report=%u done=%u\n",
1990 dev->name, sky2->tx_cons, sky2->tx_prod,
1991 sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
1992 sky2_read16(hw, Q_ADDR(txqaddr[sky2->port], Q_DONE)));
1993
1994 /* can't restart safely under softirq */
1995 schedule_work(&hw->restart_work);
1996 }
1997
1998 static int sky2_change_mtu(struct net_device *dev, int new_mtu)
1999 {
2000 struct sky2_port *sky2 = netdev_priv(dev);
2001 struct sky2_hw *hw = sky2->hw;
2002 unsigned port = sky2->port;
2003 int err;
2004 u16 ctl, mode;
2005 u32 imask;
2006
2007 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2008 return -EINVAL;
2009
2010 if (new_mtu > ETH_DATA_LEN &&
2011 (hw->chip_id == CHIP_ID_YUKON_FE ||
2012 hw->chip_id == CHIP_ID_YUKON_FE_P))
2013 return -EINVAL;
2014
2015 if (!netif_running(dev)) {
2016 dev->mtu = new_mtu;
2017 return 0;
2018 }
2019
2020 imask = sky2_read32(hw, B0_IMSK);
2021 sky2_write32(hw, B0_IMSK, 0);
2022
2023 dev->trans_start = jiffies; /* prevent tx timeout */
2024 netif_stop_queue(dev);
2025 napi_disable(&hw->napi);
2026
2027 synchronize_irq(hw->pdev->irq);
2028
2029 if (sky2_read8(hw, B2_E_0) == 0)
2030 sky2_set_tx_stfwd(hw, port);
2031
2032 ctl = gma_read16(hw, port, GM_GP_CTRL);
2033 gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
2034 sky2_rx_stop(sky2);
2035 sky2_rx_clean(sky2);
2036
2037 dev->mtu = new_mtu;
2038
2039 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
2040 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
2041
2042 if (dev->mtu > ETH_DATA_LEN)
2043 mode |= GM_SMOD_JUMBO_ENA;
2044
2045 gma_write16(hw, port, GM_SERIAL_MODE, mode);
2046
2047 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
2048
2049 err = sky2_rx_start(sky2);
2050 sky2_write32(hw, B0_IMSK, imask);
2051
2052 /* Unconditionally re-enable NAPI because even if we
2053 * call dev_close() that will do a napi_disable().
2054 */
2055 napi_enable(&hw->napi);
2056
2057 if (err)
2058 dev_close(dev);
2059 else {
2060 gma_write16(hw, port, GM_GP_CTRL, ctl);
2061
2062 netif_wake_queue(dev);
2063 }
2064
2065 return err;
2066 }
2067
2068 /* For small just reuse existing skb for next receive */
2069 static struct sk_buff *receive_copy(struct sky2_port *sky2,
2070 const struct rx_ring_info *re,
2071 unsigned length)
2072 {
2073 struct sk_buff *skb;
2074
2075 skb = netdev_alloc_skb(sky2->netdev, length + 2);
2076 if (likely(skb)) {
2077 skb_reserve(skb, 2);
2078 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->data_addr,
2079 length, PCI_DMA_FROMDEVICE);
2080 skb_copy_from_linear_data(re->skb, skb->data, length);
2081 skb->ip_summed = re->skb->ip_summed;
2082 skb->csum = re->skb->csum;
2083 pci_dma_sync_single_for_device(sky2->hw->pdev, re->data_addr,
2084 length, PCI_DMA_FROMDEVICE);
2085 re->skb->ip_summed = CHECKSUM_NONE;
2086 skb_put(skb, length);
2087 }
2088 return skb;
2089 }
2090
2091 /* Adjust length of skb with fragments to match received data */
2092 static void skb_put_frags(struct sk_buff *skb, unsigned int hdr_space,
2093 unsigned int length)
2094 {
2095 int i, num_frags;
2096 unsigned int size;
2097
2098 /* put header into skb */
2099 size = min(length, hdr_space);
2100 skb->tail += size;
2101 skb->len += size;
2102 length -= size;
2103
2104 num_frags = skb_shinfo(skb)->nr_frags;
2105 for (i = 0; i < num_frags; i++) {
2106 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2107
2108 if (length == 0) {
2109 /* don't need this page */
2110 __free_page(frag->page);
2111 --skb_shinfo(skb)->nr_frags;
2112 } else {
2113 size = min(length, (unsigned) PAGE_SIZE);
2114
2115 frag->size = size;
2116 skb->data_len += size;
2117 skb->truesize += size;
2118 skb->len += size;
2119 length -= size;
2120 }
2121 }
2122 }
2123
2124 /* Normal packet - take skb from ring element and put in a new one */
2125 static struct sk_buff *receive_new(struct sky2_port *sky2,
2126 struct rx_ring_info *re,
2127 unsigned int length)
2128 {
2129 struct sk_buff *skb, *nskb;
2130 unsigned hdr_space = sky2->rx_data_size;
2131
2132 /* Don't be tricky about reusing pages (yet) */
2133 nskb = sky2_rx_alloc(sky2);
2134 if (unlikely(!nskb))
2135 return NULL;
2136
2137 skb = re->skb;
2138 sky2_rx_unmap_skb(sky2->hw->pdev, re);
2139
2140 prefetch(skb->data);
2141 re->skb = nskb;
2142 sky2_rx_map_skb(sky2->hw->pdev, re, hdr_space);
2143
2144 if (skb_shinfo(skb)->nr_frags)
2145 skb_put_frags(skb, hdr_space, length);
2146 else
2147 skb_put(skb, length);
2148 return skb;
2149 }
2150
2151 /*
2152 * Receive one packet.
2153 * For larger packets, get new buffer.
2154 */
2155 static struct sk_buff *sky2_receive(struct net_device *dev,
2156 u16 length, u32 status)
2157 {
2158 struct sky2_port *sky2 = netdev_priv(dev);
2159 struct rx_ring_info *re = sky2->rx_ring + sky2->rx_next;
2160 struct sk_buff *skb = NULL;
2161 u16 count = (status & GMR_FS_LEN) >> 16;
2162
2163 #ifdef SKY2_VLAN_TAG_USED
2164 /* Account for vlan tag */
2165 if (sky2->vlgrp && (status & GMR_FS_VLAN))
2166 count -= VLAN_HLEN;
2167 #endif
2168
2169 if (unlikely(netif_msg_rx_status(sky2)))
2170 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
2171 dev->name, sky2->rx_next, status, length);
2172
2173 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
2174 prefetch(sky2->rx_ring + sky2->rx_next);
2175
2176 /* This chip has hardware problems that generates bogus status.
2177 * So do only marginal checking and expect higher level protocols
2178 * to handle crap frames.
2179 */
2180 if (sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
2181 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0 &&
2182 length != count)
2183 goto okay;
2184
2185 if (status & GMR_FS_ANY_ERR)
2186 goto error;
2187
2188 if (!(status & GMR_FS_RX_OK))
2189 goto resubmit;
2190
2191 /* if length reported by DMA does not match PHY, packet was truncated */
2192 if (length != count)
2193 goto len_error;
2194
2195 okay:
2196 if (length < copybreak)
2197 skb = receive_copy(sky2, re, length);
2198 else
2199 skb = receive_new(sky2, re, length);
2200 resubmit:
2201 sky2_rx_submit(sky2, re);
2202
2203 return skb;
2204
2205 len_error:
2206 /* Truncation of overlength packets
2207 causes PHY length to not match MAC length */
2208 ++sky2->net_stats.rx_length_errors;
2209 if (netif_msg_rx_err(sky2) && net_ratelimit())
2210 pr_info(PFX "%s: rx length error: status %#x length %d\n",
2211 dev->name, status, length);
2212 goto resubmit;
2213
2214 error:
2215 ++sky2->net_stats.rx_errors;
2216 if (status & GMR_FS_RX_FF_OV) {
2217 sky2->net_stats.rx_over_errors++;
2218 goto resubmit;
2219 }
2220
2221 if (netif_msg_rx_err(sky2) && net_ratelimit())
2222 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
2223 dev->name, status, length);
2224
2225 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
2226 sky2->net_stats.rx_length_errors++;
2227 if (status & GMR_FS_FRAGMENT)
2228 sky2->net_stats.rx_frame_errors++;
2229 if (status & GMR_FS_CRC_ERR)
2230 sky2->net_stats.rx_crc_errors++;
2231
2232 goto resubmit;
2233 }
2234
2235 /* Transmit complete */
2236 static inline void sky2_tx_done(struct net_device *dev, u16 last)
2237 {
2238 struct sky2_port *sky2 = netdev_priv(dev);
2239
2240 if (netif_running(dev)) {
2241 netif_tx_lock(dev);
2242 sky2_tx_complete(sky2, last);
2243 netif_tx_unlock(dev);
2244 }
2245 }
2246
2247 /* Process status response ring */
2248 static int sky2_status_intr(struct sky2_hw *hw, int to_do)
2249 {
2250 int work_done = 0;
2251 unsigned rx[2] = { 0, 0 };
2252 u16 hwidx = sky2_read16(hw, STAT_PUT_IDX);
2253
2254 rmb();
2255
2256 while (hw->st_idx != hwidx) {
2257 struct sky2_port *sky2;
2258 struct sky2_status_le *le = hw->st_le + hw->st_idx;
2259 unsigned port = le->css & CSS_LINK_BIT;
2260 struct net_device *dev;
2261 struct sk_buff *skb;
2262 u32 status;
2263 u16 length;
2264
2265 hw->st_idx = RING_NEXT(hw->st_idx, STATUS_RING_SIZE);
2266
2267 dev = hw->dev[port];
2268 sky2 = netdev_priv(dev);
2269 length = le16_to_cpu(le->length);
2270 status = le32_to_cpu(le->status);
2271
2272 switch (le->opcode & ~HW_OWNER) {
2273 case OP_RXSTAT:
2274 ++rx[port];
2275 skb = sky2_receive(dev, length, status);
2276 if (unlikely(!skb)) {
2277 sky2->net_stats.rx_dropped++;
2278 break;
2279 }
2280
2281 /* This chip reports checksum status differently */
2282 if (hw->flags & SKY2_HW_NEW_LE) {
2283 if (sky2->rx_csum &&
2284 (le->css & (CSS_ISIPV4 | CSS_ISIPV6)) &&
2285 (le->css & CSS_TCPUDPCSOK))
2286 skb->ip_summed = CHECKSUM_UNNECESSARY;
2287 else
2288 skb->ip_summed = CHECKSUM_NONE;
2289 }
2290
2291 skb->protocol = eth_type_trans(skb, dev);
2292 sky2->net_stats.rx_packets++;
2293 sky2->net_stats.rx_bytes += skb->len;
2294 dev->last_rx = jiffies;
2295
2296 #ifdef SKY2_VLAN_TAG_USED
2297 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
2298 vlan_hwaccel_receive_skb(skb,
2299 sky2->vlgrp,
2300 be16_to_cpu(sky2->rx_tag));
2301 } else
2302 #endif
2303 netif_receive_skb(skb);
2304
2305 /* Stop after net poll weight */
2306 if (++work_done >= to_do)
2307 goto exit_loop;
2308 break;
2309
2310 #ifdef SKY2_VLAN_TAG_USED
2311 case OP_RXVLAN:
2312 sky2->rx_tag = length;
2313 break;
2314
2315 case OP_RXCHKSVLAN:
2316 sky2->rx_tag = length;
2317 /* fall through */
2318 #endif
2319 case OP_RXCHKS:
2320 if (!sky2->rx_csum)
2321 break;
2322
2323 /* If this happens then driver assuming wrong format */
2324 if (unlikely(hw->flags & SKY2_HW_NEW_LE)) {
2325 if (net_ratelimit())
2326 printk(KERN_NOTICE "%s: unexpected"
2327 " checksum status\n",
2328 dev->name);
2329 break;
2330 }
2331
2332 /* Both checksum counters are programmed to start at
2333 * the same offset, so unless there is a problem they
2334 * should match. This failure is an early indication that
2335 * hardware receive checksumming won't work.
2336 */
2337 if (likely(status >> 16 == (status & 0xffff))) {
2338 skb = sky2->rx_ring[sky2->rx_next].skb;
2339 skb->ip_summed = CHECKSUM_COMPLETE;
2340 skb->csum = status & 0xffff;
2341 } else {
2342 printk(KERN_NOTICE PFX "%s: hardware receive "
2343 "checksum problem (status = %#x)\n",
2344 dev->name, status);
2345 sky2->rx_csum = 0;
2346 sky2_write32(sky2->hw,
2347 Q_ADDR(rxqaddr[port], Q_CSR),
2348 BMU_DIS_RX_CHKSUM);
2349 }
2350 break;
2351
2352 case OP_TXINDEXLE:
2353 /* TX index reports status for both ports */
2354 BUILD_BUG_ON(TX_RING_SIZE > 0x1000);
2355 sky2_tx_done(hw->dev[0], status & 0xfff);
2356 if (hw->dev[1])
2357 sky2_tx_done(hw->dev[1],
2358 ((status >> 24) & 0xff)
2359 | (u16)(length & 0xf) << 8);
2360 break;
2361
2362 default:
2363 if (net_ratelimit())
2364 printk(KERN_WARNING PFX
2365 "unknown status opcode 0x%x\n", le->opcode);
2366 }
2367 }
2368
2369 /* Fully processed status ring so clear irq */
2370 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2371
2372 exit_loop:
2373 if (rx[0])
2374 sky2_rx_update(netdev_priv(hw->dev[0]), Q_R1);
2375
2376 if (rx[1])
2377 sky2_rx_update(netdev_priv(hw->dev[1]), Q_R2);
2378
2379 return work_done;
2380 }
2381
2382 static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
2383 {
2384 struct net_device *dev = hw->dev[port];
2385
2386 if (net_ratelimit())
2387 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
2388 dev->name, status);
2389
2390 if (status & Y2_IS_PAR_RD1) {
2391 if (net_ratelimit())
2392 printk(KERN_ERR PFX "%s: ram data read parity error\n",
2393 dev->name);
2394 /* Clear IRQ */
2395 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
2396 }
2397
2398 if (status & Y2_IS_PAR_WR1) {
2399 if (net_ratelimit())
2400 printk(KERN_ERR PFX "%s: ram data write parity error\n",
2401 dev->name);
2402
2403 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
2404 }
2405
2406 if (status & Y2_IS_PAR_MAC1) {
2407 if (net_ratelimit())
2408 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
2409 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
2410 }
2411
2412 if (status & Y2_IS_PAR_RX1) {
2413 if (net_ratelimit())
2414 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
2415 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
2416 }
2417
2418 if (status & Y2_IS_TCP_TXA1) {
2419 if (net_ratelimit())
2420 printk(KERN_ERR PFX "%s: TCP segmentation error\n",
2421 dev->name);
2422 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
2423 }
2424 }
2425
2426 static void sky2_hw_intr(struct sky2_hw *hw)
2427 {
2428 struct pci_dev *pdev = hw->pdev;
2429 u32 status = sky2_read32(hw, B0_HWE_ISRC);
2430 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2431
2432 status &= hwmsk;
2433
2434 if (status & Y2_IS_TIST_OV)
2435 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
2436
2437 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
2438 u16 pci_err;
2439
2440 pci_read_config_word(pdev, PCI_STATUS, &pci_err);
2441 if (net_ratelimit())
2442 dev_err(&pdev->dev, "PCI hardware error (0x%x)\n",
2443 pci_err);
2444
2445 pci_write_config_word(pdev, PCI_STATUS,
2446 pci_err | PCI_STATUS_ERROR_BITS);
2447 }
2448
2449 if (status & Y2_IS_PCI_EXP) {
2450 /* PCI-Express uncorrectable Error occurred */
2451 int pos = pci_find_aer_capability(hw->pdev);
2452 u32 err;
2453
2454 pci_read_config_dword(pdev, pos + PCI_ERR_UNCOR_STATUS, &err);
2455 if (net_ratelimit())
2456 dev_err(&pdev->dev, "PCI Express error (0x%x)\n", err);
2457 pci_cleanup_aer_uncorrect_error_status(pdev);
2458 }
2459
2460 if (status & Y2_HWE_L1_MASK)
2461 sky2_hw_error(hw, 0, status);
2462 status >>= 8;
2463 if (status & Y2_HWE_L1_MASK)
2464 sky2_hw_error(hw, 1, status);
2465 }
2466
2467 static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2468 {
2469 struct net_device *dev = hw->dev[port];
2470 struct sky2_port *sky2 = netdev_priv(dev);
2471 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2472
2473 if (netif_msg_intr(sky2))
2474 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
2475 dev->name, status);
2476
2477 if (status & GM_IS_RX_CO_OV)
2478 gma_read16(hw, port, GM_RX_IRQ_SRC);
2479
2480 if (status & GM_IS_TX_CO_OV)
2481 gma_read16(hw, port, GM_TX_IRQ_SRC);
2482
2483 if (status & GM_IS_RX_FF_OR) {
2484 ++sky2->net_stats.rx_fifo_errors;
2485 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2486 }
2487
2488 if (status & GM_IS_TX_FF_UR) {
2489 ++sky2->net_stats.tx_fifo_errors;
2490 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2491 }
2492 }
2493
2494 /* This should never happen it is a bug. */
2495 static void sky2_le_error(struct sky2_hw *hw, unsigned port,
2496 u16 q, unsigned ring_size)
2497 {
2498 struct net_device *dev = hw->dev[port];
2499 struct sky2_port *sky2 = netdev_priv(dev);
2500 unsigned idx;
2501 const u64 *le = (q == Q_R1 || q == Q_R2)
2502 ? (u64 *) sky2->rx_le : (u64 *) sky2->tx_le;
2503
2504 idx = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX));
2505 printk(KERN_ERR PFX "%s: descriptor error q=%#x get=%u [%llx] put=%u\n",
2506 dev->name, (unsigned) q, idx, (unsigned long long) le[idx],
2507 (unsigned) sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX)));
2508
2509 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_IRQ_CHK);
2510 }
2511
2512 static int sky2_rx_hung(struct net_device *dev)
2513 {
2514 struct sky2_port *sky2 = netdev_priv(dev);
2515 struct sky2_hw *hw = sky2->hw;
2516 unsigned port = sky2->port;
2517 unsigned rxq = rxqaddr[port];
2518 u32 mac_rp = sky2_read32(hw, SK_REG(port, RX_GMF_RP));
2519 u8 mac_lev = sky2_read8(hw, SK_REG(port, RX_GMF_RLEV));
2520 u8 fifo_rp = sky2_read8(hw, Q_ADDR(rxq, Q_RP));
2521 u8 fifo_lev = sky2_read8(hw, Q_ADDR(rxq, Q_RL));
2522
2523 /* If idle and MAC or PCI is stuck */
2524 if (sky2->check.last == dev->last_rx &&
2525 ((mac_rp == sky2->check.mac_rp &&
2526 mac_lev != 0 && mac_lev >= sky2->check.mac_lev) ||
2527 /* Check if the PCI RX hang */
2528 (fifo_rp == sky2->check.fifo_rp &&
2529 fifo_lev != 0 && fifo_lev >= sky2->check.fifo_lev))) {
2530 printk(KERN_DEBUG PFX "%s: hung mac %d:%d fifo %d (%d:%d)\n",
2531 dev->name, mac_lev, mac_rp, fifo_lev, fifo_rp,
2532 sky2_read8(hw, Q_ADDR(rxq, Q_WP)));
2533 return 1;
2534 } else {
2535 sky2->check.last = dev->last_rx;
2536 sky2->check.mac_rp = mac_rp;
2537 sky2->check.mac_lev = mac_lev;
2538 sky2->check.fifo_rp = fifo_rp;
2539 sky2->check.fifo_lev = fifo_lev;
2540 return 0;
2541 }
2542 }
2543
2544 static void sky2_watchdog(unsigned long arg)
2545 {
2546 struct sky2_hw *hw = (struct sky2_hw *) arg;
2547
2548 /* Check for lost IRQ once a second */
2549 if (sky2_read32(hw, B0_ISRC)) {
2550 napi_schedule(&hw->napi);
2551 } else {
2552 int i, active = 0;
2553
2554 for (i = 0; i < hw->ports; i++) {
2555 struct net_device *dev = hw->dev[i];
2556 if (!netif_running(dev))
2557 continue;
2558 ++active;
2559
2560 /* For chips with Rx FIFO, check if stuck */
2561 if ((hw->flags & SKY2_HW_FIFO_HANG_CHECK) &&
2562 sky2_rx_hung(dev)) {
2563 pr_info(PFX "%s: receiver hang detected\n",
2564 dev->name);
2565 schedule_work(&hw->restart_work);
2566 return;
2567 }
2568 }
2569
2570 if (active == 0)
2571 return;
2572 }
2573
2574 mod_timer(&hw->watchdog_timer, round_jiffies(jiffies + HZ));
2575 }
2576
2577 /* Hardware/software error handling */
2578 static void sky2_err_intr(struct sky2_hw *hw, u32 status)
2579 {
2580 if (net_ratelimit())
2581 dev_warn(&hw->pdev->dev, "error interrupt status=%#x\n", status);
2582
2583 if (status & Y2_IS_HW_ERR)
2584 sky2_hw_intr(hw);
2585
2586 if (status & Y2_IS_IRQ_MAC1)
2587 sky2_mac_intr(hw, 0);
2588
2589 if (status & Y2_IS_IRQ_MAC2)
2590 sky2_mac_intr(hw, 1);
2591
2592 if (status & Y2_IS_CHK_RX1)
2593 sky2_le_error(hw, 0, Q_R1, RX_LE_SIZE);
2594
2595 if (status & Y2_IS_CHK_RX2)
2596 sky2_le_error(hw, 1, Q_R2, RX_LE_SIZE);
2597
2598 if (status & Y2_IS_CHK_TXA1)
2599 sky2_le_error(hw, 0, Q_XA1, TX_RING_SIZE);
2600
2601 if (status & Y2_IS_CHK_TXA2)
2602 sky2_le_error(hw, 1, Q_XA2, TX_RING_SIZE);
2603 }
2604
2605 static int sky2_poll(struct napi_struct *napi, int work_limit)
2606 {
2607 struct sky2_hw *hw = container_of(napi, struct sky2_hw, napi);
2608 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
2609 int work_done;
2610
2611 if (unlikely(status & Y2_IS_ERROR))
2612 sky2_err_intr(hw, status);
2613
2614 if (status & Y2_IS_IRQ_PHY1)
2615 sky2_phy_intr(hw, 0);
2616
2617 if (status & Y2_IS_IRQ_PHY2)
2618 sky2_phy_intr(hw, 1);
2619
2620 work_done = sky2_status_intr(hw, work_limit);
2621
2622 /* More work? */
2623 if (hw->st_idx == sky2_read16(hw, STAT_PUT_IDX)) {
2624 /* Bug/Errata workaround?
2625 * Need to kick the TX irq moderation timer.
2626 */
2627 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_START) {
2628 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
2629 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
2630 }
2631
2632 napi_complete(napi);
2633 sky2_read32(hw, B0_Y2_SP_LISR);
2634 }
2635 return work_done;
2636 }
2637
2638 static irqreturn_t sky2_intr(int irq, void *dev_id)
2639 {
2640 struct sky2_hw *hw = dev_id;
2641 u32 status;
2642
2643 /* Reading this mask interrupts as side effect */
2644 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
2645 if (status == 0 || status == ~0)
2646 return IRQ_NONE;
2647
2648 prefetch(&hw->st_le[hw->st_idx]);
2649
2650 napi_schedule(&hw->napi);
2651
2652 return IRQ_HANDLED;
2653 }
2654
2655 #ifdef CONFIG_NET_POLL_CONTROLLER
2656 static void sky2_netpoll(struct net_device *dev)
2657 {
2658 struct sky2_port *sky2 = netdev_priv(dev);
2659
2660 napi_schedule(&sky2->hw->napi);
2661 }
2662 #endif
2663
2664 /* Chip internal frequency for clock calculations */
2665 static u32 sky2_mhz(const struct sky2_hw *hw)
2666 {
2667 switch (hw->chip_id) {
2668 case CHIP_ID_YUKON_EC:
2669 case CHIP_ID_YUKON_EC_U:
2670 case CHIP_ID_YUKON_EX:
2671 return 125;
2672
2673 case CHIP_ID_YUKON_FE:
2674 return 100;
2675
2676 case CHIP_ID_YUKON_FE_P:
2677 return 50;
2678
2679 case CHIP_ID_YUKON_XL:
2680 return 156;
2681
2682 default:
2683 BUG();
2684 }
2685 }
2686
2687 static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
2688 {
2689 return sky2_mhz(hw) * us;
2690 }
2691
2692 static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
2693 {
2694 return clk / sky2_mhz(hw);
2695 }
2696
2697
2698 static int __devinit sky2_init(struct sky2_hw *hw)
2699 {
2700 int rc;
2701 u8 t8;
2702
2703 /* Enable all clocks and check for bad PCI access */
2704 rc = pci_write_config_dword(hw->pdev, PCI_DEV_REG3, 0);
2705 if (rc)
2706 return rc;
2707
2708 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2709
2710 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
2711 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2712
2713 switch(hw->chip_id) {
2714 case CHIP_ID_YUKON_XL:
2715 hw->flags = SKY2_HW_GIGABIT
2716 | SKY2_HW_NEWER_PHY;
2717 if (hw->chip_rev < 3)
2718 hw->flags |= SKY2_HW_FIFO_HANG_CHECK;
2719
2720 break;
2721
2722 case CHIP_ID_YUKON_EC_U:
2723 hw->flags = SKY2_HW_GIGABIT
2724 | SKY2_HW_NEWER_PHY
2725 | SKY2_HW_ADV_POWER_CTL;
2726 break;
2727
2728 case CHIP_ID_YUKON_EX:
2729 hw->flags = SKY2_HW_GIGABIT
2730 | SKY2_HW_NEWER_PHY
2731 | SKY2_HW_NEW_LE
2732 | SKY2_HW_ADV_POWER_CTL;
2733
2734 /* New transmit checksum */
2735 if (hw->chip_rev != CHIP_REV_YU_EX_B0)
2736 hw->flags |= SKY2_HW_AUTO_TX_SUM;
2737 break;
2738
2739 case CHIP_ID_YUKON_EC:
2740 /* This rev is really old, and requires untested workarounds */
2741 if (hw->chip_rev == CHIP_REV_YU_EC_A1) {
2742 dev_err(&hw->pdev->dev, "unsupported revision Yukon-EC rev A1\n");
2743 return -EOPNOTSUPP;
2744 }
2745 hw->flags = SKY2_HW_GIGABIT | SKY2_HW_FIFO_HANG_CHECK;
2746 break;
2747
2748 case CHIP_ID_YUKON_FE:
2749 break;
2750
2751 case CHIP_ID_YUKON_FE_P:
2752 hw->flags = SKY2_HW_NEWER_PHY
2753 | SKY2_HW_NEW_LE
2754 | SKY2_HW_AUTO_TX_SUM
2755 | SKY2_HW_ADV_POWER_CTL;
2756 break;
2757 default:
2758 dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n",
2759 hw->chip_id);
2760 return -EOPNOTSUPP;
2761 }
2762
2763 hw->pmd_type = sky2_read8(hw, B2_PMD_TYP);
2764 if (hw->pmd_type == 'L' || hw->pmd_type == 'S' || hw->pmd_type == 'P')
2765 hw->flags |= SKY2_HW_FIBRE_PHY;
2766
2767
2768 hw->ports = 1;
2769 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2770 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2771 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2772 ++hw->ports;
2773 }
2774
2775 return 0;
2776 }
2777
2778 static void sky2_reset(struct sky2_hw *hw)
2779 {
2780 struct pci_dev *pdev = hw->pdev;
2781 u16 status;
2782 int i, cap;
2783 u32 hwe_mask = Y2_HWE_ALL_MASK;
2784
2785 /* disable ASF */
2786 if (hw->chip_id == CHIP_ID_YUKON_EX) {
2787 status = sky2_read16(hw, HCU_CCSR);
2788 status &= ~(HCU_CCSR_AHB_RST | HCU_CCSR_CPU_RST_MODE |
2789 HCU_CCSR_UC_STATE_MSK);
2790 sky2_write16(hw, HCU_CCSR, status);
2791 } else
2792 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
2793 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
2794
2795 /* do a SW reset */
2796 sky2_write8(hw, B0_CTST, CS_RST_SET);
2797 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2798
2799 /* clear PCI errors, if any */
2800 pci_read_config_word(pdev, PCI_STATUS, &status);
2801 status |= PCI_STATUS_ERROR_BITS;
2802 pci_write_config_word(pdev, PCI_STATUS, status);
2803
2804 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
2805
2806 cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
2807 if (cap) {
2808 /* Check for advanced error reporting */
2809 pci_cleanup_aer_uncorrect_error_status(pdev);
2810 pci_cleanup_aer_correct_error_status(pdev);
2811
2812 /* If error bit is stuck on ignore it */
2813 if (sky2_read32(hw, B0_HWE_ISRC) & Y2_IS_PCI_EXP)
2814 dev_info(&pdev->dev, "ignoring stuck error report bit\n");
2815
2816 else if (pci_enable_pcie_error_reporting(pdev))
2817 hwe_mask |= Y2_IS_PCI_EXP;
2818 }
2819
2820 sky2_power_on(hw);
2821
2822 for (i = 0; i < hw->ports; i++) {
2823 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
2824 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
2825
2826 if (hw->chip_id == CHIP_ID_YUKON_EX)
2827 sky2_write16(hw, SK_REG(i, GMAC_CTRL),
2828 GMC_BYP_MACSECRX_ON | GMC_BYP_MACSECTX_ON
2829 | GMC_BYP_RETR_ON);
2830 }
2831
2832 /* Clear I2C IRQ noise */
2833 sky2_write32(hw, B2_I2C_IRQ, 1);
2834
2835 /* turn off hardware timer (unused) */
2836 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
2837 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
2838
2839 sky2_write8(hw, B0_Y2LED, LED_STAT_ON);
2840
2841 /* Turn off descriptor polling */
2842 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
2843
2844 /* Turn off receive timestamp */
2845 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
2846 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
2847
2848 /* enable the Tx Arbiters */
2849 for (i = 0; i < hw->ports; i++)
2850 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
2851
2852 /* Initialize ram interface */
2853 for (i = 0; i < hw->ports; i++) {
2854 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
2855
2856 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
2857 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
2858 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
2859 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
2860 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
2861 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
2862 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
2863 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
2864 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
2865 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
2866 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
2867 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
2868 }
2869
2870 sky2_write32(hw, B0_HWE_IMSK, hwe_mask);
2871
2872 for (i = 0; i < hw->ports; i++)
2873 sky2_gmac_reset(hw, i);
2874
2875 memset(hw->st_le, 0, STATUS_LE_BYTES);
2876 hw->st_idx = 0;
2877
2878 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
2879 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
2880
2881 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
2882 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
2883
2884 /* Set the list last index */
2885 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
2886
2887 sky2_write16(hw, STAT_TX_IDX_TH, 10);
2888 sky2_write8(hw, STAT_FIFO_WM, 16);
2889
2890 /* set Status-FIFO ISR watermark */
2891 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
2892 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
2893 else
2894 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
2895
2896 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
2897 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
2898 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
2899
2900 /* enable status unit */
2901 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
2902
2903 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
2904 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
2905 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
2906 }
2907
2908 static void sky2_restart(struct work_struct *work)
2909 {
2910 struct sky2_hw *hw = container_of(work, struct sky2_hw, restart_work);
2911 struct net_device *dev;
2912 int i, err;
2913
2914 rtnl_lock();
2915 sky2_write32(hw, B0_IMSK, 0);
2916 sky2_read32(hw, B0_IMSK);
2917
2918 for (i = 0; i < hw->ports; i++) {
2919 dev = hw->dev[i];
2920 if (netif_running(dev))
2921 sky2_down(dev);
2922 }
2923
2924 sky2_reset(hw);
2925 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
2926
2927 for (i = 0; i < hw->ports; i++) {
2928 dev = hw->dev[i];
2929 if (netif_running(dev)) {
2930 err = sky2_up(dev);
2931 if (err) {
2932 printk(KERN_INFO PFX "%s: could not restart %d\n",
2933 dev->name, err);
2934 dev_close(dev);
2935 }
2936 }
2937 }
2938
2939 rtnl_unlock();
2940 }
2941
2942 static inline u8 sky2_wol_supported(const struct sky2_hw *hw)
2943 {
2944 return sky2_is_copper(hw) ? (WAKE_PHY | WAKE_MAGIC) : 0;
2945 }
2946
2947 static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
2948 {
2949 const struct sky2_port *sky2 = netdev_priv(dev);
2950
2951 wol->supported = sky2_wol_supported(sky2->hw);
2952 wol->wolopts = sky2->wol;
2953 }
2954
2955 static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
2956 {
2957 struct sky2_port *sky2 = netdev_priv(dev);
2958 struct sky2_hw *hw = sky2->hw;
2959
2960 if (wol->wolopts & ~sky2_wol_supported(sky2->hw))
2961 return -EOPNOTSUPP;
2962
2963 sky2->wol = wol->wolopts;
2964
2965 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
2966 hw->chip_id == CHIP_ID_YUKON_EX ||
2967 hw->chip_id == CHIP_ID_YUKON_FE_P)
2968 sky2_write32(hw, B0_CTST, sky2->wol
2969 ? Y2_HW_WOL_ON : Y2_HW_WOL_OFF);
2970
2971 if (!netif_running(dev))
2972 sky2_wol_init(sky2);
2973 return 0;
2974 }
2975
2976 static u32 sky2_supported_modes(const struct sky2_hw *hw)
2977 {
2978 if (sky2_is_copper(hw)) {
2979 u32 modes = SUPPORTED_10baseT_Half
2980 | SUPPORTED_10baseT_Full
2981 | SUPPORTED_100baseT_Half
2982 | SUPPORTED_100baseT_Full
2983 | SUPPORTED_Autoneg | SUPPORTED_TP;
2984
2985 if (hw->flags & SKY2_HW_GIGABIT)
2986 modes |= SUPPORTED_1000baseT_Half
2987 | SUPPORTED_1000baseT_Full;
2988 return modes;
2989 } else
2990 return SUPPORTED_1000baseT_Half
2991 | SUPPORTED_1000baseT_Full
2992 | SUPPORTED_Autoneg
2993 | SUPPORTED_FIBRE;
2994 }
2995
2996 static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
2997 {
2998 struct sky2_port *sky2 = netdev_priv(dev);
2999 struct sky2_hw *hw = sky2->hw;
3000
3001 ecmd->transceiver = XCVR_INTERNAL;
3002 ecmd->supported = sky2_supported_modes(hw);
3003 ecmd->phy_address = PHY_ADDR_MARV;
3004 if (sky2_is_copper(hw)) {
3005 ecmd->port = PORT_TP;
3006 ecmd->speed = sky2->speed;
3007 } else {
3008 ecmd->speed = SPEED_1000;
3009 ecmd->port = PORT_FIBRE;
3010 }
3011
3012 ecmd->advertising = sky2->advertising;
3013 ecmd->autoneg = sky2->autoneg;
3014 ecmd->duplex = sky2->duplex;
3015 return 0;
3016 }
3017
3018 static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
3019 {
3020 struct sky2_port *sky2 = netdev_priv(dev);
3021 const struct sky2_hw *hw = sky2->hw;
3022 u32 supported = sky2_supported_modes(hw);
3023
3024 if (ecmd->autoneg == AUTONEG_ENABLE) {
3025 ecmd->advertising = supported;
3026 sky2->duplex = -1;
3027 sky2->speed = -1;
3028 } else {
3029 u32 setting;
3030
3031 switch (ecmd->speed) {
3032 case SPEED_1000:
3033 if (ecmd->duplex == DUPLEX_FULL)
3034 setting = SUPPORTED_1000baseT_Full;
3035 else if (ecmd->duplex == DUPLEX_HALF)
3036 setting = SUPPORTED_1000baseT_Half;
3037 else
3038 return -EINVAL;
3039 break;
3040 case SPEED_100:
3041 if (ecmd->duplex == DUPLEX_FULL)
3042 setting = SUPPORTED_100baseT_Full;
3043 else if (ecmd->duplex == DUPLEX_HALF)
3044 setting = SUPPORTED_100baseT_Half;
3045 else
3046 return -EINVAL;
3047 break;
3048
3049 case SPEED_10:
3050 if (ecmd->duplex == DUPLEX_FULL)
3051 setting = SUPPORTED_10baseT_Full;
3052 else if (ecmd->duplex == DUPLEX_HALF)
3053 setting = SUPPORTED_10baseT_Half;
3054 else
3055 return -EINVAL;
3056 break;
3057 default:
3058 return -EINVAL;
3059 }
3060
3061 if ((setting & supported) == 0)
3062 return -EINVAL;
3063
3064 sky2->speed = ecmd->speed;
3065 sky2->duplex = ecmd->duplex;
3066 }
3067
3068 sky2->autoneg = ecmd->autoneg;
3069 sky2->advertising = ecmd->advertising;
3070
3071 if (netif_running(dev)) {
3072 sky2_phy_reinit(sky2);
3073 sky2_set_multicast(dev);
3074 }
3075
3076 return 0;
3077 }
3078
3079 static void sky2_get_drvinfo(struct net_device *dev,
3080 struct ethtool_drvinfo *info)
3081 {
3082 struct sky2_port *sky2 = netdev_priv(dev);
3083
3084 strcpy(info->driver, DRV_NAME);
3085 strcpy(info->version, DRV_VERSION);
3086 strcpy(info->fw_version, "N/A");
3087 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
3088 }
3089
3090 static const struct sky2_stat {
3091 char name[ETH_GSTRING_LEN];
3092 u16 offset;
3093 } sky2_stats[] = {
3094 { "tx_bytes", GM_TXO_OK_HI },
3095 { "rx_bytes", GM_RXO_OK_HI },
3096 { "tx_broadcast", GM_TXF_BC_OK },
3097 { "rx_broadcast", GM_RXF_BC_OK },
3098 { "tx_multicast", GM_TXF_MC_OK },
3099 { "rx_multicast", GM_RXF_MC_OK },
3100 { "tx_unicast", GM_TXF_UC_OK },
3101 { "rx_unicast", GM_RXF_UC_OK },
3102 { "tx_mac_pause", GM_TXF_MPAUSE },
3103 { "rx_mac_pause", GM_RXF_MPAUSE },
3104 { "collisions", GM_TXF_COL },
3105 { "late_collision",GM_TXF_LAT_COL },
3106 { "aborted", GM_TXF_ABO_COL },
3107 { "single_collisions", GM_TXF_SNG_COL },
3108 { "multi_collisions", GM_TXF_MUL_COL },
3109
3110 { "rx_short", GM_RXF_SHT },
3111 { "rx_runt", GM_RXE_FRAG },
3112 { "rx_64_byte_packets", GM_RXF_64B },
3113 { "rx_65_to_127_byte_packets", GM_RXF_127B },
3114 { "rx_128_to_255_byte_packets", GM_RXF_255B },
3115 { "rx_256_to_511_byte_packets", GM_RXF_511B },
3116 { "rx_512_to_1023_byte_packets", GM_RXF_1023B },
3117 { "rx_1024_to_1518_byte_packets", GM_RXF_1518B },
3118 { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ },
3119 { "rx_too_long", GM_RXF_LNG_ERR },
3120 { "rx_fifo_overflow", GM_RXE_FIFO_OV },
3121 { "rx_jabber", GM_RXF_JAB_PKT },
3122 { "rx_fcs_error", GM_RXF_FCS_ERR },
3123
3124 { "tx_64_byte_packets", GM_TXF_64B },
3125 { "tx_65_to_127_byte_packets", GM_TXF_127B },
3126 { "tx_128_to_255_byte_packets", GM_TXF_255B },
3127 { "tx_256_to_511_byte_packets", GM_TXF_511B },
3128 { "tx_512_to_1023_byte_packets", GM_TXF_1023B },
3129 { "tx_1024_to_1518_byte_packets", GM_TXF_1518B },
3130 { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ },
3131 { "tx_fifo_underrun", GM_TXE_FIFO_UR },
3132 };
3133
3134 static u32 sky2_get_rx_csum(struct net_device *dev)
3135 {
3136 struct sky2_port *sky2 = netdev_priv(dev);
3137
3138 return sky2->rx_csum;
3139 }
3140
3141 static int sky2_set_rx_csum(struct net_device *dev, u32 data)
3142 {
3143 struct sky2_port *sky2 = netdev_priv(dev);
3144
3145 sky2->rx_csum = data;
3146
3147 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
3148 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
3149
3150 return 0;
3151 }
3152
3153 static u32 sky2_get_msglevel(struct net_device *netdev)
3154 {
3155 struct sky2_port *sky2 = netdev_priv(netdev);
3156 return sky2->msg_enable;
3157 }
3158
3159 static int sky2_nway_reset(struct net_device *dev)
3160 {
3161 struct sky2_port *sky2 = netdev_priv(dev);
3162
3163 if (!netif_running(dev) || sky2->autoneg != AUTONEG_ENABLE)
3164 return -EINVAL;
3165
3166 sky2_phy_reinit(sky2);
3167 sky2_set_multicast(dev);
3168
3169 return 0;
3170 }
3171
3172 static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
3173 {
3174 struct sky2_hw *hw = sky2->hw;
3175 unsigned port = sky2->port;
3176 int i;
3177
3178 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
3179 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
3180 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
3181 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
3182
3183 for (i = 2; i < count; i++)
3184 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
3185 }
3186
3187 static void sky2_set_msglevel(struct net_device *netdev, u32 value)
3188 {
3189 struct sky2_port *sky2 = netdev_priv(netdev);
3190 sky2->msg_enable = value;
3191 }
3192
3193 static int sky2_get_stats_count(struct net_device *dev)
3194 {
3195 return ARRAY_SIZE(sky2_stats);
3196 }
3197
3198 static void sky2_get_ethtool_stats(struct net_device *dev,
3199 struct ethtool_stats *stats, u64 * data)
3200 {
3201 struct sky2_port *sky2 = netdev_priv(dev);
3202
3203 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
3204 }
3205
3206 static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
3207 {
3208 int i;
3209
3210 switch (stringset) {
3211 case ETH_SS_STATS:
3212 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
3213 memcpy(data + i * ETH_GSTRING_LEN,
3214 sky2_stats[i].name, ETH_GSTRING_LEN);
3215 break;
3216 }
3217 }
3218
3219 static struct net_device_stats *sky2_get_stats(struct net_device *dev)
3220 {
3221 struct sky2_port *sky2 = netdev_priv(dev);
3222 return &sky2->net_stats;
3223 }
3224
3225 static int sky2_set_mac_address(struct net_device *dev, void *p)
3226 {
3227 struct sky2_port *sky2 = netdev_priv(dev);
3228 struct sky2_hw *hw = sky2->hw;
3229 unsigned port = sky2->port;
3230 const struct sockaddr *addr = p;
3231
3232 if (!is_valid_ether_addr(addr->sa_data))
3233 return -EADDRNOTAVAIL;
3234
3235 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
3236 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
3237 dev->dev_addr, ETH_ALEN);
3238 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
3239 dev->dev_addr, ETH_ALEN);
3240
3241 /* virtual address for data */
3242 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
3243
3244 /* physical address: used for pause frames */
3245 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
3246
3247 return 0;
3248 }
3249
3250 static void inline sky2_add_filter(u8 filter[8], const u8 *addr)
3251 {
3252 u32 bit;
3253
3254 bit = ether_crc(ETH_ALEN, addr) & 63;
3255 filter[bit >> 3] |= 1 << (bit & 7);
3256 }
3257
3258 static void sky2_set_multicast(struct net_device *dev)
3259 {
3260 struct sky2_port *sky2 = netdev_priv(dev);
3261 struct sky2_hw *hw = sky2->hw;
3262 unsigned port = sky2->port;
3263 struct dev_mc_list *list = dev->mc_list;
3264 u16 reg;
3265 u8 filter[8];
3266 int rx_pause;
3267 static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 };
3268
3269 rx_pause = (sky2->flow_status == FC_RX || sky2->flow_status == FC_BOTH);
3270 memset(filter, 0, sizeof(filter));
3271
3272 reg = gma_read16(hw, port, GM_RX_CTRL);
3273 reg |= GM_RXCR_UCF_ENA;
3274
3275 if (dev->flags & IFF_PROMISC) /* promiscuous */
3276 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
3277 else if (dev->flags & IFF_ALLMULTI)
3278 memset(filter, 0xff, sizeof(filter));
3279 else if (dev->mc_count == 0 && !rx_pause)
3280 reg &= ~GM_RXCR_MCF_ENA;
3281 else {
3282 int i;
3283 reg |= GM_RXCR_MCF_ENA;
3284
3285 if (rx_pause)
3286 sky2_add_filter(filter, pause_mc_addr);
3287
3288 for (i = 0; list && i < dev->mc_count; i++, list = list->next)
3289 sky2_add_filter(filter, list->dmi_addr);
3290 }
3291
3292 gma_write16(hw, port, GM_MC_ADDR_H1,
3293 (u16) filter[0] | ((u16) filter[1] << 8));
3294 gma_write16(hw, port, GM_MC_ADDR_H2,
3295 (u16) filter[2] | ((u16) filter[3] << 8));
3296 gma_write16(hw, port, GM_MC_ADDR_H3,
3297 (u16) filter[4] | ((u16) filter[5] << 8));
3298 gma_write16(hw, port, GM_MC_ADDR_H4,
3299 (u16) filter[6] | ((u16) filter[7] << 8));
3300
3301 gma_write16(hw, port, GM_RX_CTRL, reg);
3302 }
3303
3304 /* Can have one global because blinking is controlled by
3305 * ethtool and that is always under RTNL mutex
3306 */
3307 static void sky2_led(struct sky2_hw *hw, unsigned port, int on)
3308 {
3309 u16 pg;
3310
3311 switch (hw->chip_id) {
3312 case CHIP_ID_YUKON_XL:
3313 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3314 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
3315 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3316 on ? (PHY_M_LEDC_LOS_CTRL(1) |
3317 PHY_M_LEDC_INIT_CTRL(7) |
3318 PHY_M_LEDC_STA1_CTRL(7) |
3319 PHY_M_LEDC_STA0_CTRL(7))
3320 : 0);
3321
3322 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3323 break;
3324
3325 default:
3326 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
3327 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
3328 on ? PHY_M_LED_ALL : 0);
3329 }
3330 }
3331
3332 /* blink LED's for finding board */
3333 static int sky2_phys_id(struct net_device *dev, u32 data)
3334 {
3335 struct sky2_port *sky2 = netdev_priv(dev);
3336 struct sky2_hw *hw = sky2->hw;
3337 unsigned port = sky2->port;
3338 u16 ledctrl, ledover = 0;
3339 long ms;
3340 int interrupted;
3341 int onoff = 1;
3342
3343 if (!data || data > (u32) (MAX_SCHEDULE_TIMEOUT / HZ))
3344 ms = jiffies_to_msecs(MAX_SCHEDULE_TIMEOUT);
3345 else
3346 ms = data * 1000;
3347
3348 /* save initial values */
3349 spin_lock_bh(&sky2->phy_lock);
3350 if (hw->chip_id == CHIP_ID_YUKON_XL) {
3351 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3352 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
3353 ledctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
3354 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3355 } else {
3356 ledctrl = gm_phy_read(hw, port, PHY_MARV_LED_CTRL);
3357 ledover = gm_phy_read(hw, port, PHY_MARV_LED_OVER);
3358 }
3359
3360 interrupted = 0;
3361 while (!interrupted && ms > 0) {
3362 sky2_led(hw, port, onoff);
3363 onoff = !onoff;
3364
3365 spin_unlock_bh(&sky2->phy_lock);
3366 interrupted = msleep_interruptible(250);
3367 spin_lock_bh(&sky2->phy_lock);
3368
3369 ms -= 250;
3370 }
3371
3372 /* resume regularly scheduled programming */
3373 if (hw->chip_id == CHIP_ID_YUKON_XL) {
3374 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3375 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
3376 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ledctrl);
3377 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3378 } else {
3379 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
3380 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
3381 }
3382 spin_unlock_bh(&sky2->phy_lock);
3383
3384 return 0;
3385 }
3386
3387 static void sky2_get_pauseparam(struct net_device *dev,
3388 struct ethtool_pauseparam *ecmd)
3389 {
3390 struct sky2_port *sky2 = netdev_priv(dev);
3391
3392 switch (sky2->flow_mode) {
3393 case FC_NONE:
3394 ecmd->tx_pause = ecmd->rx_pause = 0;
3395 break;
3396 case FC_TX:
3397 ecmd->tx_pause = 1, ecmd->rx_pause = 0;
3398 break;
3399 case FC_RX:
3400 ecmd->tx_pause = 0, ecmd->rx_pause = 1;
3401 break;
3402 case FC_BOTH:
3403 ecmd->tx_pause = ecmd->rx_pause = 1;
3404 }
3405
3406 ecmd->autoneg = sky2->autoneg;
3407 }
3408
3409 static int sky2_set_pauseparam(struct net_device *dev,
3410 struct ethtool_pauseparam *ecmd)
3411 {
3412 struct sky2_port *sky2 = netdev_priv(dev);
3413
3414 sky2->autoneg = ecmd->autoneg;
3415 sky2->flow_mode = sky2_flow(ecmd->rx_pause, ecmd->tx_pause);
3416
3417 if (netif_running(dev))
3418 sky2_phy_reinit(sky2);
3419
3420 return 0;
3421 }
3422
3423 static int sky2_get_coalesce(struct net_device *dev,
3424 struct ethtool_coalesce *ecmd)
3425 {
3426 struct sky2_port *sky2 = netdev_priv(dev);
3427 struct sky2_hw *hw = sky2->hw;
3428
3429 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
3430 ecmd->tx_coalesce_usecs = 0;
3431 else {
3432 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
3433 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
3434 }
3435 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
3436
3437 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
3438 ecmd->rx_coalesce_usecs = 0;
3439 else {
3440 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
3441 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
3442 }
3443 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
3444
3445 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
3446 ecmd->rx_coalesce_usecs_irq = 0;
3447 else {
3448 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
3449 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
3450 }
3451
3452 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
3453
3454 return 0;
3455 }
3456
3457 /* Note: this affect both ports */
3458 static int sky2_set_coalesce(struct net_device *dev,
3459 struct ethtool_coalesce *ecmd)
3460 {
3461 struct sky2_port *sky2 = netdev_priv(dev);
3462 struct sky2_hw *hw = sky2->hw;
3463 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
3464
3465 if (ecmd->tx_coalesce_usecs > tmax ||
3466 ecmd->rx_coalesce_usecs > tmax ||
3467 ecmd->rx_coalesce_usecs_irq > tmax)
3468 return -EINVAL;
3469
3470 if (ecmd->tx_max_coalesced_frames >= TX_RING_SIZE-1)
3471 return -EINVAL;
3472 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
3473 return -EINVAL;
3474 if (ecmd->rx_max_coalesced_frames_irq >RX_MAX_PENDING)
3475 return -EINVAL;
3476
3477 if (ecmd->tx_coalesce_usecs == 0)
3478 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
3479 else {
3480 sky2_write32(hw, STAT_TX_TIMER_INI,
3481 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
3482 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3483 }
3484 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
3485
3486 if (ecmd->rx_coalesce_usecs == 0)
3487 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
3488 else {
3489 sky2_write32(hw, STAT_LEV_TIMER_INI,
3490 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
3491 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3492 }
3493 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
3494
3495 if (ecmd->rx_coalesce_usecs_irq == 0)
3496 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
3497 else {
3498 sky2_write32(hw, STAT_ISR_TIMER_INI,
3499 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
3500 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
3501 }
3502 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
3503 return 0;
3504 }
3505
3506 static void sky2_get_ringparam(struct net_device *dev,
3507 struct ethtool_ringparam *ering)
3508 {
3509 struct sky2_port *sky2 = netdev_priv(dev);
3510
3511 ering->rx_max_pending = RX_MAX_PENDING;
3512 ering->rx_mini_max_pending = 0;
3513 ering->rx_jumbo_max_pending = 0;
3514 ering->tx_max_pending = TX_RING_SIZE - 1;
3515
3516 ering->rx_pending = sky2->rx_pending;
3517 ering->rx_mini_pending = 0;
3518 ering->rx_jumbo_pending = 0;
3519 ering->tx_pending = sky2->tx_pending;
3520 }
3521
3522 static int sky2_set_ringparam(struct net_device *dev,
3523 struct ethtool_ringparam *ering)
3524 {
3525 struct sky2_port *sky2 = netdev_priv(dev);
3526 int err = 0;
3527
3528 if (ering->rx_pending > RX_MAX_PENDING ||
3529 ering->rx_pending < 8 ||
3530 ering->tx_pending < MAX_SKB_TX_LE ||
3531 ering->tx_pending > TX_RING_SIZE - 1)
3532 return -EINVAL;
3533
3534 if (netif_running(dev))
3535 sky2_down(dev);
3536
3537 sky2->rx_pending = ering->rx_pending;
3538 sky2->tx_pending = ering->tx_pending;
3539
3540 if (netif_running(dev)) {
3541 err = sky2_up(dev);
3542 if (err)
3543 dev_close(dev);
3544 else
3545 sky2_set_multicast(dev);
3546 }
3547
3548 return err;
3549 }
3550
3551 static int sky2_get_regs_len(struct net_device *dev)
3552 {
3553 return 0x4000;
3554 }
3555
3556 /*
3557 * Returns copy of control register region
3558 * Note: ethtool_get_regs always provides full size (16k) buffer
3559 */
3560 static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
3561 void *p)
3562 {
3563 const struct sky2_port *sky2 = netdev_priv(dev);
3564 const void __iomem *io = sky2->hw->regs;
3565
3566 regs->version = 1;
3567 memset(p, 0, regs->len);
3568
3569 memcpy_fromio(p, io, B3_RAM_ADDR);
3570
3571 /* skip diagnostic ram region */
3572 memcpy_fromio(p + B3_RI_WTO_R1, io + B3_RI_WTO_R1, 0x2000 - B3_RI_WTO_R1);
3573
3574 /* copy GMAC registers */
3575 memcpy_fromio(p + BASE_GMAC_1, io + BASE_GMAC_1, 0x1000);
3576 if (sky2->hw->ports > 1)
3577 memcpy_fromio(p + BASE_GMAC_2, io + BASE_GMAC_2, 0x1000);
3578
3579 }
3580
3581 /* In order to do Jumbo packets on these chips, need to turn off the
3582 * transmit store/forward. Therefore checksum offload won't work.
3583 */
3584 static int no_tx_offload(struct net_device *dev)
3585 {
3586 const struct sky2_port *sky2 = netdev_priv(dev);
3587 const struct sky2_hw *hw = sky2->hw;
3588
3589 return dev->mtu > ETH_DATA_LEN && hw->chip_id == CHIP_ID_YUKON_EC_U;
3590 }
3591
3592 static int sky2_set_tx_csum(struct net_device *dev, u32 data)
3593 {
3594 if (data && no_tx_offload(dev))
3595 return -EINVAL;
3596
3597 return ethtool_op_set_tx_csum(dev, data);
3598 }
3599
3600
3601 static int sky2_set_tso(struct net_device *dev, u32 data)
3602 {
3603 if (data && no_tx_offload(dev))
3604 return -EINVAL;
3605
3606 return ethtool_op_set_tso(dev, data);
3607 }
3608
3609 static int sky2_get_eeprom_len(struct net_device *dev)
3610 {
3611 struct sky2_port *sky2 = netdev_priv(dev);
3612 u16 reg2;
3613
3614 pci_read_config_word(sky2->hw->pdev, PCI_DEV_REG2, &reg2);
3615 return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3616 }
3617
3618 static u32 sky2_vpd_read(struct pci_dev *pdev, int cap, u16 offset)
3619 {
3620 u32 val;
3621
3622 pci_write_config_word(pdev, cap + PCI_VPD_ADDR, offset);
3623
3624 do {
3625 pci_read_config_word(pdev, cap + PCI_VPD_ADDR, &offset);
3626 } while (!(offset & PCI_VPD_ADDR_F));
3627
3628 pci_read_config_dword(pdev, cap + PCI_VPD_DATA, &val);
3629 return val;
3630 }
3631
3632 static void sky2_vpd_write(struct pci_dev *pdev, int cap, u16 offset, u32 val)
3633 {
3634 pci_write_config_word(pdev, cap + PCI_VPD_DATA, val);
3635 pci_write_config_dword(pdev, cap + PCI_VPD_ADDR, offset | PCI_VPD_ADDR_F);
3636 do {
3637 pci_read_config_word(pdev, cap + PCI_VPD_ADDR, &offset);
3638 } while (offset & PCI_VPD_ADDR_F);
3639 }
3640
3641 static int sky2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3642 u8 *data)
3643 {
3644 struct sky2_port *sky2 = netdev_priv(dev);
3645 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
3646 int length = eeprom->len;
3647 u16 offset = eeprom->offset;
3648
3649 if (!cap)
3650 return -EINVAL;
3651
3652 eeprom->magic = SKY2_EEPROM_MAGIC;
3653
3654 while (length > 0) {
3655 u32 val = sky2_vpd_read(sky2->hw->pdev, cap, offset);
3656 int n = min_t(int, length, sizeof(val));
3657
3658 memcpy(data, &val, n);
3659 length -= n;
3660 data += n;
3661 offset += n;
3662 }
3663 return 0;
3664 }
3665
3666 static int sky2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3667 u8 *data)
3668 {
3669 struct sky2_port *sky2 = netdev_priv(dev);
3670 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
3671 int length = eeprom->len;
3672 u16 offset = eeprom->offset;
3673
3674 if (!cap)
3675 return -EINVAL;
3676
3677 if (eeprom->magic != SKY2_EEPROM_MAGIC)
3678 return -EINVAL;
3679
3680 while (length > 0) {
3681 u32 val;
3682 int n = min_t(int, length, sizeof(val));
3683
3684 if (n < sizeof(val))
3685 val = sky2_vpd_read(sky2->hw->pdev, cap, offset);
3686 memcpy(&val, data, n);
3687
3688 sky2_vpd_write(sky2->hw->pdev, cap, offset, val);
3689
3690 length -= n;
3691 data += n;
3692 offset += n;
3693 }
3694 return 0;
3695 }
3696
3697
3698 static const struct ethtool_ops sky2_ethtool_ops = {
3699 .get_settings = sky2_get_settings,
3700 .set_settings = sky2_set_settings,
3701 .get_drvinfo = sky2_get_drvinfo,
3702 .get_wol = sky2_get_wol,
3703 .set_wol = sky2_set_wol,
3704 .get_msglevel = sky2_get_msglevel,
3705 .set_msglevel = sky2_set_msglevel,
3706 .nway_reset = sky2_nway_reset,
3707 .get_regs_len = sky2_get_regs_len,
3708 .get_regs = sky2_get_regs,
3709 .get_link = ethtool_op_get_link,
3710 .get_eeprom_len = sky2_get_eeprom_len,
3711 .get_eeprom = sky2_get_eeprom,
3712 .set_eeprom = sky2_set_eeprom,
3713 .set_sg = ethtool_op_set_sg,
3714 .set_tx_csum = sky2_set_tx_csum,
3715 .set_tso = sky2_set_tso,
3716 .get_rx_csum = sky2_get_rx_csum,
3717 .set_rx_csum = sky2_set_rx_csum,
3718 .get_strings = sky2_get_strings,
3719 .get_coalesce = sky2_get_coalesce,
3720 .set_coalesce = sky2_set_coalesce,
3721 .get_ringparam = sky2_get_ringparam,
3722 .set_ringparam = sky2_set_ringparam,
3723 .get_pauseparam = sky2_get_pauseparam,
3724 .set_pauseparam = sky2_set_pauseparam,
3725 .phys_id = sky2_phys_id,
3726 .get_stats_count = sky2_get_stats_count,
3727 .get_ethtool_stats = sky2_get_ethtool_stats,
3728 };
3729
3730 #ifdef CONFIG_SKY2_DEBUG
3731
3732 static struct dentry *sky2_debug;
3733
3734 static int sky2_debug_show(struct seq_file *seq, void *v)
3735 {
3736 struct net_device *dev = seq->private;
3737 const struct sky2_port *sky2 = netdev_priv(dev);
3738 struct sky2_hw *hw = sky2->hw;
3739 unsigned port = sky2->port;
3740 unsigned idx, last;
3741 int sop;
3742
3743 if (!netif_running(dev))
3744 return -ENETDOWN;
3745
3746 seq_printf(seq, "IRQ src=%x mask=%x control=%x\n",
3747 sky2_read32(hw, B0_ISRC),
3748 sky2_read32(hw, B0_IMSK),
3749 sky2_read32(hw, B0_Y2_SP_ICR));
3750
3751 napi_disable(&hw->napi);
3752 last = sky2_read16(hw, STAT_PUT_IDX);
3753
3754 if (hw->st_idx == last)
3755 seq_puts(seq, "Status ring (empty)\n");
3756 else {
3757 seq_puts(seq, "Status ring\n");
3758 for (idx = hw->st_idx; idx != last && idx < STATUS_RING_SIZE;
3759 idx = RING_NEXT(idx, STATUS_RING_SIZE)) {
3760 const struct sky2_status_le *le = hw->st_le + idx;
3761 seq_printf(seq, "[%d] %#x %d %#x\n",
3762 idx, le->opcode, le->length, le->status);
3763 }
3764 seq_puts(seq, "\n");
3765 }
3766
3767 seq_printf(seq, "Tx ring pending=%u...%u report=%d done=%d\n",
3768 sky2->tx_cons, sky2->tx_prod,
3769 sky2_read16(hw, port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
3770 sky2_read16(hw, Q_ADDR(txqaddr[port], Q_DONE)));
3771
3772 /* Dump contents of tx ring */
3773 sop = 1;
3774 for (idx = sky2->tx_next; idx != sky2->tx_prod && idx < TX_RING_SIZE;
3775 idx = RING_NEXT(idx, TX_RING_SIZE)) {
3776 const struct sky2_tx_le *le = sky2->tx_le + idx;
3777 u32 a = le32_to_cpu(le->addr);
3778
3779 if (sop)
3780 seq_printf(seq, "%u:", idx);
3781 sop = 0;
3782
3783 switch(le->opcode & ~HW_OWNER) {
3784 case OP_ADDR64:
3785 seq_printf(seq, " %#x:", a);
3786 break;
3787 case OP_LRGLEN:
3788 seq_printf(seq, " mtu=%d", a);
3789 break;
3790 case OP_VLAN:
3791 seq_printf(seq, " vlan=%d", be16_to_cpu(le->length));
3792 break;
3793 case OP_TCPLISW:
3794 seq_printf(seq, " csum=%#x", a);
3795 break;
3796 case OP_LARGESEND:
3797 seq_printf(seq, " tso=%#x(%d)", a, le16_to_cpu(le->length));
3798 break;
3799 case OP_PACKET:
3800 seq_printf(seq, " %#x(%d)", a, le16_to_cpu(le->length));
3801 break;
3802 case OP_BUFFER:
3803 seq_printf(seq, " frag=%#x(%d)", a, le16_to_cpu(le->length));
3804 break;
3805 default:
3806 seq_printf(seq, " op=%#x,%#x(%d)", le->opcode,
3807 a, le16_to_cpu(le->length));
3808 }
3809
3810 if (le->ctrl & EOP) {
3811 seq_putc(seq, '\n');
3812 sop = 1;
3813 }
3814 }
3815
3816 seq_printf(seq, "\nRx ring hw get=%d put=%d last=%d\n",
3817 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_GET_IDX)),
3818 last = sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_PUT_IDX)),
3819 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_LAST_IDX)));
3820
3821 napi_enable(&hw->napi);
3822 return 0;
3823 }
3824
3825 static int sky2_debug_open(struct inode *inode, struct file *file)
3826 {
3827 return single_open(file, sky2_debug_show, inode->i_private);
3828 }
3829
3830 static const struct file_operations sky2_debug_fops = {
3831 .owner = THIS_MODULE,
3832 .open = sky2_debug_open,
3833 .read = seq_read,
3834 .llseek = seq_lseek,
3835 .release = single_release,
3836 };
3837
3838 /*
3839 * Use network device events to create/remove/rename
3840 * debugfs file entries
3841 */
3842 static int sky2_device_event(struct notifier_block *unused,
3843 unsigned long event, void *ptr)
3844 {
3845 struct net_device *dev = ptr;
3846 struct sky2_port *sky2 = netdev_priv(dev);
3847
3848 if (dev->open != sky2_up || !sky2_debug)
3849 return NOTIFY_DONE;
3850
3851 switch(event) {
3852 case NETDEV_CHANGENAME:
3853 if (sky2->debugfs) {
3854 sky2->debugfs = debugfs_rename(sky2_debug, sky2->debugfs,
3855 sky2_debug, dev->name);
3856 }
3857 break;
3858
3859 case NETDEV_GOING_DOWN:
3860 if (sky2->debugfs) {
3861 printk(KERN_DEBUG PFX "%s: remove debugfs\n",
3862 dev->name);
3863 debugfs_remove(sky2->debugfs);
3864 sky2->debugfs = NULL;
3865 }
3866 break;
3867
3868 case NETDEV_UP:
3869 sky2->debugfs = debugfs_create_file(dev->name, S_IRUGO,
3870 sky2_debug, dev,
3871 &sky2_debug_fops);
3872 if (IS_ERR(sky2->debugfs))
3873 sky2->debugfs = NULL;
3874 }
3875
3876 return NOTIFY_DONE;
3877 }
3878
3879 static struct notifier_block sky2_notifier = {
3880 .notifier_call = sky2_device_event,
3881 };
3882
3883
3884 static __init void sky2_debug_init(void)
3885 {
3886 struct dentry *ent;
3887
3888 ent = debugfs_create_dir("sky2", NULL);
3889 if (!ent || IS_ERR(ent))
3890 return;
3891
3892 sky2_debug = ent;
3893 register_netdevice_notifier(&sky2_notifier);
3894 }
3895
3896 static __exit void sky2_debug_cleanup(void)
3897 {
3898 if (sky2_debug) {
3899 unregister_netdevice_notifier(&sky2_notifier);
3900 debugfs_remove(sky2_debug);
3901 sky2_debug = NULL;
3902 }
3903 }
3904
3905 #else
3906 #define sky2_debug_init()
3907 #define sky2_debug_cleanup()
3908 #endif
3909
3910
3911 /* Initialize network device */
3912 static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
3913 unsigned port,
3914 int highmem, int wol)
3915 {
3916 struct sky2_port *sky2;
3917 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
3918
3919 if (!dev) {
3920 dev_err(&hw->pdev->dev, "etherdev alloc failed");
3921 return NULL;
3922 }
3923
3924 SET_NETDEV_DEV(dev, &hw->pdev->dev);
3925 dev->irq = hw->pdev->irq;
3926 dev->open = sky2_up;
3927 dev->stop = sky2_down;
3928 dev->do_ioctl = sky2_ioctl;
3929 dev->hard_start_xmit = sky2_xmit_frame;
3930 dev->get_stats = sky2_get_stats;
3931 dev->set_multicast_list = sky2_set_multicast;
3932 dev->set_mac_address = sky2_set_mac_address;
3933 dev->change_mtu = sky2_change_mtu;
3934 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
3935 dev->tx_timeout = sky2_tx_timeout;
3936 dev->watchdog_timeo = TX_WATCHDOG;
3937 #ifdef CONFIG_NET_POLL_CONTROLLER
3938 dev->poll_controller = sky2_netpoll;
3939 #endif
3940
3941 sky2 = netdev_priv(dev);
3942 sky2->netdev = dev;
3943 sky2->hw = hw;
3944 sky2->msg_enable = netif_msg_init(debug, default_msg);
3945
3946 /* Auto speed and flow control */
3947 sky2->autoneg = AUTONEG_ENABLE;
3948 sky2->flow_mode = FC_BOTH;
3949
3950 sky2->duplex = -1;
3951 sky2->speed = -1;
3952 sky2->advertising = sky2_supported_modes(hw);
3953 sky2->rx_csum = 1;
3954 sky2->wol = wol;
3955
3956 spin_lock_init(&sky2->phy_lock);
3957 sky2->tx_pending = TX_DEF_PENDING;
3958 sky2->rx_pending = RX_DEF_PENDING;
3959
3960 hw->dev[port] = dev;
3961
3962 sky2->port = port;
3963
3964 dev->features |= NETIF_F_TSO | NETIF_F_IP_CSUM | NETIF_F_SG;
3965 if (highmem)
3966 dev->features |= NETIF_F_HIGHDMA;
3967
3968 #ifdef SKY2_VLAN_TAG_USED
3969 /* The workaround for FE+ status conflicts with VLAN tag detection. */
3970 if (!(sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
3971 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0)) {
3972 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
3973 dev->vlan_rx_register = sky2_vlan_rx_register;
3974 }
3975 #endif
3976
3977 /* read the mac address */
3978 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
3979 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
3980
3981 return dev;
3982 }
3983
3984 static void __devinit sky2_show_addr(struct net_device *dev)
3985 {
3986 const struct sky2_port *sky2 = netdev_priv(dev);
3987 DECLARE_MAC_BUF(mac);
3988
3989 if (netif_msg_probe(sky2))
3990 printk(KERN_INFO PFX "%s: addr %s\n",
3991 dev->name, print_mac(mac, dev->dev_addr));
3992 }
3993
3994 /* Handle software interrupt used during MSI test */
3995 static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id)
3996 {
3997 struct sky2_hw *hw = dev_id;
3998 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
3999
4000 if (status == 0)
4001 return IRQ_NONE;
4002
4003 if (status & Y2_IS_IRQ_SW) {
4004 hw->flags |= SKY2_HW_USE_MSI;
4005 wake_up(&hw->msi_wait);
4006 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4007 }
4008 sky2_write32(hw, B0_Y2_SP_ICR, 2);
4009
4010 return IRQ_HANDLED;
4011 }
4012
4013 /* Test interrupt path by forcing a a software IRQ */
4014 static int __devinit sky2_test_msi(struct sky2_hw *hw)
4015 {
4016 struct pci_dev *pdev = hw->pdev;
4017 int err;
4018
4019 init_waitqueue_head (&hw->msi_wait);
4020
4021 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
4022
4023 err = request_irq(pdev->irq, sky2_test_intr, 0, DRV_NAME, hw);
4024 if (err) {
4025 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
4026 return err;
4027 }
4028
4029 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
4030 sky2_read8(hw, B0_CTST);
4031
4032 wait_event_timeout(hw->msi_wait, (hw->flags & SKY2_HW_USE_MSI), HZ/10);
4033
4034 if (!(hw->flags & SKY2_HW_USE_MSI)) {
4035 /* MSI test failed, go back to INTx mode */
4036 dev_info(&pdev->dev, "No interrupt generated using MSI, "
4037 "switching to INTx mode.\n");
4038
4039 err = -EOPNOTSUPP;
4040 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4041 }
4042
4043 sky2_write32(hw, B0_IMSK, 0);
4044 sky2_read32(hw, B0_IMSK);
4045
4046 free_irq(pdev->irq, hw);
4047
4048 return err;
4049 }
4050
4051 static int __devinit pci_wake_enabled(struct pci_dev *dev)
4052 {
4053 int pm = pci_find_capability(dev, PCI_CAP_ID_PM);
4054 u16 value;
4055
4056 if (!pm)
4057 return 0;
4058 if (pci_read_config_word(dev, pm + PCI_PM_CTRL, &value))
4059 return 0;
4060 return value & PCI_PM_CTRL_PME_ENABLE;
4061 }
4062
4063 static int __devinit sky2_probe(struct pci_dev *pdev,
4064 const struct pci_device_id *ent)
4065 {
4066 struct net_device *dev;
4067 struct sky2_hw *hw;
4068 int err, using_dac = 0, wol_default;
4069
4070 err = pci_enable_device(pdev);
4071 if (err) {
4072 dev_err(&pdev->dev, "cannot enable PCI device\n");
4073 goto err_out;
4074 }
4075
4076 err = pci_request_regions(pdev, DRV_NAME);
4077 if (err) {
4078 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
4079 goto err_out_disable;
4080 }
4081
4082 pci_set_master(pdev);
4083
4084 if (sizeof(dma_addr_t) > sizeof(u32) &&
4085 !(err = pci_set_dma_mask(pdev, DMA_64BIT_MASK))) {
4086 using_dac = 1;
4087 err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
4088 if (err < 0) {
4089 dev_err(&pdev->dev, "unable to obtain 64 bit DMA "
4090 "for consistent allocations\n");
4091 goto err_out_free_regions;
4092 }
4093 } else {
4094 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
4095 if (err) {
4096 dev_err(&pdev->dev, "no usable DMA configuration\n");
4097 goto err_out_free_regions;
4098 }
4099 }
4100
4101 wol_default = pci_wake_enabled(pdev) ? WAKE_MAGIC : 0;
4102
4103 err = -ENOMEM;
4104 hw = kzalloc(sizeof(*hw), GFP_KERNEL);
4105 if (!hw) {
4106 dev_err(&pdev->dev, "cannot allocate hardware struct\n");
4107 goto err_out_free_regions;
4108 }
4109
4110 hw->pdev = pdev;
4111
4112 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
4113 if (!hw->regs) {
4114 dev_err(&pdev->dev, "cannot map device registers\n");
4115 goto err_out_free_hw;
4116 }
4117
4118 #ifdef __BIG_ENDIAN
4119 /* The sk98lin vendor driver uses hardware byte swapping but
4120 * this driver uses software swapping.
4121 */
4122 {
4123 u32 reg;
4124 pci_read_config_dword(pdev,PCI_DEV_REG2, &reg);
4125 reg &= ~PCI_REV_DESC;
4126 pci_write_config_dword(pdev, PCI_DEV_REG2, reg);
4127 }
4128 #endif
4129
4130 /* ring for status responses */
4131 hw->st_le = pci_alloc_consistent(pdev, STATUS_LE_BYTES, &hw->st_dma);
4132 if (!hw->st_le)
4133 goto err_out_iounmap;
4134
4135 err = sky2_init(hw);
4136 if (err)
4137 goto err_out_iounmap;
4138
4139 dev_info(&pdev->dev, "v%s addr 0x%llx irq %d Yukon-%s (0x%x) rev %d\n",
4140 DRV_VERSION, (unsigned long long)pci_resource_start(pdev, 0),
4141 pdev->irq, yukon2_name[hw->chip_id - CHIP_ID_YUKON_XL],
4142 hw->chip_id, hw->chip_rev);
4143
4144 sky2_reset(hw);
4145
4146 dev = sky2_init_netdev(hw, 0, using_dac, wol_default);
4147 if (!dev) {
4148 err = -ENOMEM;
4149 goto err_out_free_pci;
4150 }
4151 netif_napi_add(dev, &hw->napi, sky2_poll, NAPI_WEIGHT);
4152
4153 if (!disable_msi && pci_enable_msi(pdev) == 0) {
4154 err = sky2_test_msi(hw);
4155 if (err == -EOPNOTSUPP)
4156 pci_disable_msi(pdev);
4157 else if (err)
4158 goto err_out_free_netdev;
4159 }
4160
4161 err = register_netdev(dev);
4162 if (err) {
4163 dev_err(&pdev->dev, "cannot register net device\n");
4164 goto err_out_free_netdev;
4165 }
4166
4167 err = request_irq(pdev->irq, sky2_intr,
4168 (hw->flags & SKY2_HW_USE_MSI) ? 0 : IRQF_SHARED,
4169 dev->name, hw);
4170 if (err) {
4171 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
4172 goto err_out_unregister;
4173 }
4174 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
4175
4176 sky2_show_addr(dev);
4177
4178 if (hw->ports > 1) {
4179 struct net_device *dev1;
4180
4181 dev1 = sky2_init_netdev(hw, 1, using_dac, wol_default);
4182 if (!dev1)
4183 dev_warn(&pdev->dev, "allocation for second device failed\n");
4184 else if ((err = register_netdev(dev1))) {
4185 dev_warn(&pdev->dev,
4186 "register of second port failed (%d)\n", err);
4187 hw->dev[1] = NULL;
4188 free_netdev(dev1);
4189 } else
4190 sky2_show_addr(dev1);
4191 }
4192
4193 setup_timer(&hw->watchdog_timer, sky2_watchdog, (unsigned long) hw);
4194 INIT_WORK(&hw->restart_work, sky2_restart);
4195
4196 pci_set_drvdata(pdev, hw);
4197
4198 return 0;
4199
4200 err_out_unregister:
4201 if (hw->flags & SKY2_HW_USE_MSI)
4202 pci_disable_msi(pdev);
4203 unregister_netdev(dev);
4204 err_out_free_netdev:
4205 free_netdev(dev);
4206 err_out_free_pci:
4207 sky2_write8(hw, B0_CTST, CS_RST_SET);
4208 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
4209 err_out_iounmap:
4210 iounmap(hw->regs);
4211 err_out_free_hw:
4212 kfree(hw);
4213 err_out_free_regions:
4214 pci_release_regions(pdev);
4215 err_out_disable:
4216 pci_disable_device(pdev);
4217 err_out:
4218 pci_set_drvdata(pdev, NULL);
4219 return err;
4220 }
4221
4222 static void __devexit sky2_remove(struct pci_dev *pdev)
4223 {
4224 struct sky2_hw *hw = pci_get_drvdata(pdev);
4225 struct net_device *dev0, *dev1;
4226
4227 if (!hw)
4228 return;
4229
4230 del_timer_sync(&hw->watchdog_timer);
4231
4232 flush_scheduled_work();
4233
4234 sky2_write32(hw, B0_IMSK, 0);
4235 synchronize_irq(hw->pdev->irq);
4236
4237 dev0 = hw->dev[0];
4238 dev1 = hw->dev[1];
4239 if (dev1)
4240 unregister_netdev(dev1);
4241 unregister_netdev(dev0);
4242
4243 sky2_power_aux(hw);
4244
4245 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
4246 sky2_write8(hw, B0_CTST, CS_RST_SET);
4247 sky2_read8(hw, B0_CTST);
4248
4249 free_irq(pdev->irq, hw);
4250 if (hw->flags & SKY2_HW_USE_MSI)
4251 pci_disable_msi(pdev);
4252 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
4253 pci_release_regions(pdev);
4254 pci_disable_device(pdev);
4255
4256 if (dev1)
4257 free_netdev(dev1);
4258 free_netdev(dev0);
4259 iounmap(hw->regs);
4260 kfree(hw);
4261
4262 pci_set_drvdata(pdev, NULL);
4263 }
4264
4265 #ifdef CONFIG_PM
4266 static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
4267 {
4268 struct sky2_hw *hw = pci_get_drvdata(pdev);
4269 int i, wol = 0;
4270
4271 if (!hw)
4272 return 0;
4273
4274 for (i = 0; i < hw->ports; i++) {
4275 struct net_device *dev = hw->dev[i];
4276 struct sky2_port *sky2 = netdev_priv(dev);
4277
4278 if (netif_running(dev))
4279 sky2_down(dev);
4280
4281 if (sky2->wol)
4282 sky2_wol_init(sky2);
4283
4284 wol |= sky2->wol;
4285 }
4286
4287 sky2_write32(hw, B0_IMSK, 0);
4288 sky2_power_aux(hw);
4289
4290 pci_save_state(pdev);
4291 pci_enable_wake(pdev, pci_choose_state(pdev, state), wol);
4292 pci_set_power_state(pdev, pci_choose_state(pdev, state));
4293
4294 return 0;
4295 }
4296
4297 static int sky2_resume(struct pci_dev *pdev)
4298 {
4299 struct sky2_hw *hw = pci_get_drvdata(pdev);
4300 int i, err;
4301
4302 if (!hw)
4303 return 0;
4304
4305 err = pci_set_power_state(pdev, PCI_D0);
4306 if (err)
4307 goto out;
4308
4309 err = pci_restore_state(pdev);
4310 if (err)
4311 goto out;
4312
4313 pci_enable_wake(pdev, PCI_D0, 0);
4314
4315 /* Re-enable all clocks */
4316 if (hw->chip_id == CHIP_ID_YUKON_EX ||
4317 hw->chip_id == CHIP_ID_YUKON_EC_U ||
4318 hw->chip_id == CHIP_ID_YUKON_FE_P)
4319 pci_write_config_dword(pdev, PCI_DEV_REG3, 0);
4320
4321 sky2_reset(hw);
4322
4323 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
4324
4325 for (i = 0; i < hw->ports; i++) {
4326 struct net_device *dev = hw->dev[i];
4327 if (netif_running(dev)) {
4328 err = sky2_up(dev);
4329 if (err) {
4330 printk(KERN_ERR PFX "%s: could not up: %d\n",
4331 dev->name, err);
4332 dev_close(dev);
4333 goto out;
4334 }
4335
4336 sky2_set_multicast(dev);
4337 }
4338 }
4339
4340 return 0;
4341 out:
4342 dev_err(&pdev->dev, "resume failed (%d)\n", err);
4343 pci_disable_device(pdev);
4344 return err;
4345 }
4346 #endif
4347
4348 static void sky2_shutdown(struct pci_dev *pdev)
4349 {
4350 struct sky2_hw *hw = pci_get_drvdata(pdev);
4351 int i, wol = 0;
4352
4353 if (!hw)
4354 return;
4355
4356 napi_disable(&hw->napi);
4357
4358 for (i = 0; i < hw->ports; i++) {
4359 struct net_device *dev = hw->dev[i];
4360 struct sky2_port *sky2 = netdev_priv(dev);
4361
4362 if (sky2->wol) {
4363 wol = 1;
4364 sky2_wol_init(sky2);
4365 }
4366 }
4367
4368 if (wol)
4369 sky2_power_aux(hw);
4370
4371 pci_enable_wake(pdev, PCI_D3hot, wol);
4372 pci_enable_wake(pdev, PCI_D3cold, wol);
4373
4374 pci_disable_device(pdev);
4375 pci_set_power_state(pdev, PCI_D3hot);
4376
4377 }
4378
4379 static struct pci_driver sky2_driver = {
4380 .name = DRV_NAME,
4381 .id_table = sky2_id_table,
4382 .probe = sky2_probe,
4383 .remove = __devexit_p(sky2_remove),
4384 #ifdef CONFIG_PM
4385 .suspend = sky2_suspend,
4386 .resume = sky2_resume,
4387 #endif
4388 .shutdown = sky2_shutdown,
4389 };
4390
4391 static int __init sky2_init_module(void)
4392 {
4393 sky2_debug_init();
4394 return pci_register_driver(&sky2_driver);
4395 }
4396
4397 static void __exit sky2_cleanup_module(void)
4398 {
4399 pci_unregister_driver(&sky2_driver);
4400 sky2_debug_cleanup();
4401 }
4402
4403 module_init(sky2_init_module);
4404 module_exit(sky2_cleanup_module);
4405
4406 MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
4407 MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>");
4408 MODULE_LICENSE("GPL");
4409 MODULE_VERSION(DRV_VERSION);
Linux kernel - Deliverables
This page took 0.206417 seconds and 5 git commands to generate.