projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
mac80211: reorder some transmit handlers
[deliverable/linux.git] / drivers / net / wireless / atmel.c
1 /*** -*- linux-c -*- **********************************************************
2
3 Driver for Atmel at76c502 at76c504 and at76c506 wireless cards.
4
5 Copyright 2000-2001 ATMEL Corporation.
6 Copyright 2003-2004 Simon Kelley.
7
8 This code was developed from version 2.1.1 of the Atmel drivers,
9 released by Atmel corp. under the GPL in December 2002. It also
10 includes code from the Linux aironet drivers (C) Benjamin Reed,
11 and the Linux PCMCIA package, (C) David Hinds and the Linux wireless
12 extensions, (C) Jean Tourrilhes.
13
14 The firmware module for reading the MAC address of the card comes from
15 net.russotto.AtmelMACFW, written by Matthew T. Russotto and copyright
16 by him. net.russotto.AtmelMACFW is used under the GPL license version 2.
17 This file contains the module in binary form and, under the terms
18 of the GPL, in source form. The source is located at the end of the file.
19
20 This program is free software; you can redistribute it and/or modify
21 it under the terms of the GNU General Public License as published by
22 the Free Software Foundation; either version 2 of the License, or
23 (at your option) any later version.
24
25 This software is distributed in the hope that it will be useful,
26 but WITHOUT ANY WARRANTY; without even the implied warranty of
27 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
28 GNU General Public License for more details.
29
30 You should have received a copy of the GNU General Public License
31 along with Atmel wireless lan drivers; if not, write to the Free Software
32 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
33
34 For all queries about this code, please contact the current author,
35 Simon Kelley <simon@thekelleys.org.uk> and not Atmel Corporation.
36
37 Credit is due to HP UK and Cambridge Online Systems Ltd for supplying
38 hardware used during development of this driver.
39
40 ******************************************************************************/
41
42 #include <linux/init.h>
43
44 #include <linux/kernel.h>
45 #include <linux/ptrace.h>
46 #include <linux/slab.h>
47 #include <linux/string.h>
48 #include <linux/ctype.h>
49 #include <linux/timer.h>
50 #include <asm/io.h>
51 #include <asm/system.h>
52 #include <asm/uaccess.h>
53 #include <linux/module.h>
54 #include <linux/netdevice.h>
55 #include <linux/etherdevice.h>
56 #include <linux/skbuff.h>
57 #include <linux/if_arp.h>
58 #include <linux/ioport.h>
59 #include <linux/fcntl.h>
60 #include <linux/delay.h>
61 #include <linux/wireless.h>
62 #include <net/iw_handler.h>
63 #include <linux/byteorder/generic.h>
64 #include <linux/crc32.h>
65 #include <linux/proc_fs.h>
66 #include <linux/device.h>
67 #include <linux/moduleparam.h>
68 #include <linux/firmware.h>
69 #include <linux/jiffies.h>
70 #include <net/ieee80211.h>
71 #include "atmel.h"
72
73 #define DRIVER_MAJOR 0
74 #define DRIVER_MINOR 98
75
76 MODULE_AUTHOR("Simon Kelley");
77 MODULE_DESCRIPTION("Support for Atmel at76c50x 802.11 wireless ethernet cards.");
78 MODULE_LICENSE("GPL");
79 MODULE_SUPPORTED_DEVICE("Atmel at76c50x wireless cards");
80
81 /* The name of the firmware file to be loaded
82 over-rides any automatic selection */
83 static char *firmware = NULL;
84 module_param(firmware, charp, 0);
85
86 /* table of firmware file names */
87 static struct {
88 AtmelFWType fw_type;
89 const char *fw_file;
90 const char *fw_file_ext;
91 } fw_table[] = {
92 { ATMEL_FW_TYPE_502, "atmel_at76c502", "bin" },
93 { ATMEL_FW_TYPE_502D, "atmel_at76c502d", "bin" },
94 { ATMEL_FW_TYPE_502E, "atmel_at76c502e", "bin" },
95 { ATMEL_FW_TYPE_502_3COM, "atmel_at76c502_3com", "bin" },
96 { ATMEL_FW_TYPE_504, "atmel_at76c504", "bin" },
97 { ATMEL_FW_TYPE_504_2958, "atmel_at76c504_2958", "bin" },
98 { ATMEL_FW_TYPE_504A_2958,"atmel_at76c504a_2958","bin" },
99 { ATMEL_FW_TYPE_506, "atmel_at76c506", "bin" },
100 { ATMEL_FW_TYPE_NONE, NULL, NULL }
101 };
102
103 #define MAX_SSID_LENGTH 32
104 #define MGMT_JIFFIES (256 * HZ / 100)
105
106 #define MAX_BSS_ENTRIES 64
107
108 /* registers */
109 #define GCR 0x00 // (SIR0) General Configuration Register
110 #define BSR 0x02 // (SIR1) Bank Switching Select Register
111 #define AR 0x04
112 #define DR 0x08
113 #define MR1 0x12 // Mirror Register 1
114 #define MR2 0x14 // Mirror Register 2
115 #define MR3 0x16 // Mirror Register 3
116 #define MR4 0x18 // Mirror Register 4
117
118 #define GPR1 0x0c
119 #define GPR2 0x0e
120 #define GPR3 0x10
121 //
122 // Constants for the GCR register.
123 //
124 #define GCR_REMAP 0x0400 // Remap internal SRAM to 0
125 #define GCR_SWRES 0x0080 // BIU reset (ARM and PAI are NOT reset)
126 #define GCR_CORES 0x0060 // Core Reset (ARM and PAI are reset)
127 #define GCR_ENINT 0x0002 // Enable Interrupts
128 #define GCR_ACKINT 0x0008 // Acknowledge Interrupts
129
130 #define BSS_SRAM 0x0200 // AMBA module selection --> SRAM
131 #define BSS_IRAM 0x0100 // AMBA module selection --> IRAM
132 //
133 // Constants for the MR registers.
134 //
135 #define MAC_INIT_COMPLETE 0x0001 // MAC init has been completed
136 #define MAC_BOOT_COMPLETE 0x0010 // MAC boot has been completed
137 #define MAC_INIT_OK 0x0002 // MAC boot has been completed
138
139 #define MIB_MAX_DATA_BYTES 212
140 #define MIB_HEADER_SIZE 4 /* first four fields */
141
142 struct get_set_mib {
143 u8 type;
144 u8 size;
145 u8 index;
146 u8 reserved;
147 u8 data[MIB_MAX_DATA_BYTES];
148 };
149
150 struct rx_desc {
151 u32 Next;
152 u16 MsduPos;
153 u16 MsduSize;
154
155 u8 State;
156 u8 Status;
157 u8 Rate;
158 u8 Rssi;
159 u8 LinkQuality;
160 u8 PreambleType;
161 u16 Duration;
162 u32 RxTime;
163 };
164
165 #define RX_DESC_FLAG_VALID 0x80
166 #define RX_DESC_FLAG_CONSUMED 0x40
167 #define RX_DESC_FLAG_IDLE 0x00
168
169 #define RX_STATUS_SUCCESS 0x00
170
171 #define RX_DESC_MSDU_POS_OFFSET 4
172 #define RX_DESC_MSDU_SIZE_OFFSET 6
173 #define RX_DESC_FLAGS_OFFSET 8
174 #define RX_DESC_STATUS_OFFSET 9
175 #define RX_DESC_RSSI_OFFSET 11
176 #define RX_DESC_LINK_QUALITY_OFFSET 12
177 #define RX_DESC_PREAMBLE_TYPE_OFFSET 13
178 #define RX_DESC_DURATION_OFFSET 14
179 #define RX_DESC_RX_TIME_OFFSET 16
180
181 struct tx_desc {
182 u32 NextDescriptor;
183 u16 TxStartOfFrame;
184 u16 TxLength;
185
186 u8 TxState;
187 u8 TxStatus;
188 u8 RetryCount;
189
190 u8 TxRate;
191
192 u8 KeyIndex;
193 u8 ChiperType;
194 u8 ChipreLength;
195 u8 Reserved1;
196
197 u8 Reserved;
198 u8 PacketType;
199 u16 HostTxLength;
200 };
201
202 #define TX_DESC_NEXT_OFFSET 0
203 #define TX_DESC_POS_OFFSET 4
204 #define TX_DESC_SIZE_OFFSET 6
205 #define TX_DESC_FLAGS_OFFSET 8
206 #define TX_DESC_STATUS_OFFSET 9
207 #define TX_DESC_RETRY_OFFSET 10
208 #define TX_DESC_RATE_OFFSET 11
209 #define TX_DESC_KEY_INDEX_OFFSET 12
210 #define TX_DESC_CIPHER_TYPE_OFFSET 13
211 #define TX_DESC_CIPHER_LENGTH_OFFSET 14
212 #define TX_DESC_PACKET_TYPE_OFFSET 17
213 #define TX_DESC_HOST_LENGTH_OFFSET 18
214
215 ///////////////////////////////////////////////////////
216 // Host-MAC interface
217 ///////////////////////////////////////////////////////
218
219 #define TX_STATUS_SUCCESS 0x00
220
221 #define TX_FIRM_OWN 0x80
222 #define TX_DONE 0x40
223
224 #define TX_ERROR 0x01
225
226 #define TX_PACKET_TYPE_DATA 0x01
227 #define TX_PACKET_TYPE_MGMT 0x02
228
229 #define ISR_EMPTY 0x00 // no bits set in ISR
230 #define ISR_TxCOMPLETE 0x01 // packet transmitted
231 #define ISR_RxCOMPLETE 0x02 // packet received
232 #define ISR_RxFRAMELOST 0x04 // Rx Frame lost
233 #define ISR_FATAL_ERROR 0x08 // Fatal error
234 #define ISR_COMMAND_COMPLETE 0x10 // command completed
235 #define ISR_OUT_OF_RANGE 0x20 // command completed
236 #define ISR_IBSS_MERGE 0x40 // (4.1.2.30): IBSS merge
237 #define ISR_GENERIC_IRQ 0x80
238
239 #define Local_Mib_Type 0x01
240 #define Mac_Address_Mib_Type 0x02
241 #define Mac_Mib_Type 0x03
242 #define Statistics_Mib_Type 0x04
243 #define Mac_Mgmt_Mib_Type 0x05
244 #define Mac_Wep_Mib_Type 0x06
245 #define Phy_Mib_Type 0x07
246 #define Multi_Domain_MIB 0x08
247
248 #define MAC_MGMT_MIB_CUR_BSSID_POS 14
249 #define MAC_MIB_FRAG_THRESHOLD_POS 8
250 #define MAC_MIB_RTS_THRESHOLD_POS 10
251 #define MAC_MIB_SHORT_RETRY_POS 16
252 #define MAC_MIB_LONG_RETRY_POS 17
253 #define MAC_MIB_SHORT_RETRY_LIMIT_POS 16
254 #define MAC_MGMT_MIB_BEACON_PER_POS 0
255 #define MAC_MGMT_MIB_STATION_ID_POS 6
256 #define MAC_MGMT_MIB_CUR_PRIVACY_POS 11
257 #define MAC_MGMT_MIB_CUR_BSSID_POS 14
258 #define MAC_MGMT_MIB_PS_MODE_POS 53
259 #define MAC_MGMT_MIB_LISTEN_INTERVAL_POS 54
260 #define MAC_MGMT_MIB_MULTI_DOMAIN_IMPLEMENTED 56
261 #define MAC_MGMT_MIB_MULTI_DOMAIN_ENABLED 57
262 #define PHY_MIB_CHANNEL_POS 14
263 #define PHY_MIB_RATE_SET_POS 20
264 #define PHY_MIB_REG_DOMAIN_POS 26
265 #define LOCAL_MIB_AUTO_TX_RATE_POS 3
266 #define LOCAL_MIB_SSID_SIZE 5
267 #define LOCAL_MIB_TX_PROMISCUOUS_POS 6
268 #define LOCAL_MIB_TX_MGMT_RATE_POS 7
269 #define LOCAL_MIB_TX_CONTROL_RATE_POS 8
270 #define LOCAL_MIB_PREAMBLE_TYPE 9
271 #define MAC_ADDR_MIB_MAC_ADDR_POS 0
272
273 #define CMD_Set_MIB_Vars 0x01
274 #define CMD_Get_MIB_Vars 0x02
275 #define CMD_Scan 0x03
276 #define CMD_Join 0x04
277 #define CMD_Start 0x05
278 #define CMD_EnableRadio 0x06
279 #define CMD_DisableRadio 0x07
280 #define CMD_SiteSurvey 0x0B
281
282 #define CMD_STATUS_IDLE 0x00
283 #define CMD_STATUS_COMPLETE 0x01
284 #define CMD_STATUS_UNKNOWN 0x02
285 #define CMD_STATUS_INVALID_PARAMETER 0x03
286 #define CMD_STATUS_FUNCTION_NOT_SUPPORTED 0x04
287 #define CMD_STATUS_TIME_OUT 0x07
288 #define CMD_STATUS_IN_PROGRESS 0x08
289 #define CMD_STATUS_REJECTED_RADIO_OFF 0x09
290 #define CMD_STATUS_HOST_ERROR 0xFF
291 #define CMD_STATUS_BUSY 0xFE
292
293 #define CMD_BLOCK_COMMAND_OFFSET 0
294 #define CMD_BLOCK_STATUS_OFFSET 1
295 #define CMD_BLOCK_PARAMETERS_OFFSET 4
296
297 #define SCAN_OPTIONS_SITE_SURVEY 0x80
298
299 #define MGMT_FRAME_BODY_OFFSET 24
300 #define MAX_AUTHENTICATION_RETRIES 3
301 #define MAX_ASSOCIATION_RETRIES 3
302
303 #define AUTHENTICATION_RESPONSE_TIME_OUT 1000
304
305 #define MAX_WIRELESS_BODY 2316 /* mtu is 2312, CRC is 4 */
306 #define LOOP_RETRY_LIMIT 500000
307
308 #define ACTIVE_MODE 1
309 #define PS_MODE 2
310
311 #define MAX_ENCRYPTION_KEYS 4
312 #define MAX_ENCRYPTION_KEY_SIZE 40
313
314 ///////////////////////////////////////////////////////////////////////////
315 // 802.11 related definitions
316 ///////////////////////////////////////////////////////////////////////////
317
318 //
319 // Regulatory Domains
320 //
321
322 #define REG_DOMAIN_FCC 0x10 //Channels 1-11 USA
323 #define REG_DOMAIN_DOC 0x20 //Channel 1-11 Canada
324 #define REG_DOMAIN_ETSI 0x30 //Channel 1-13 Europe (ex Spain/France)
325 #define REG_DOMAIN_SPAIN 0x31 //Channel 10-11 Spain
326 #define REG_DOMAIN_FRANCE 0x32 //Channel 10-13 France
327 #define REG_DOMAIN_MKK 0x40 //Channel 14 Japan
328 #define REG_DOMAIN_MKK1 0x41 //Channel 1-14 Japan(MKK1)
329 #define REG_DOMAIN_ISRAEL 0x50 //Channel 3-9 ISRAEL
330
331 #define BSS_TYPE_AD_HOC 1
332 #define BSS_TYPE_INFRASTRUCTURE 2
333
334 #define SCAN_TYPE_ACTIVE 0
335 #define SCAN_TYPE_PASSIVE 1
336
337 #define LONG_PREAMBLE 0
338 #define SHORT_PREAMBLE 1
339 #define AUTO_PREAMBLE 2
340
341 #define DATA_FRAME_WS_HEADER_SIZE 30
342
343 /* promiscuous mode control */
344 #define PROM_MODE_OFF 0x0
345 #define PROM_MODE_UNKNOWN 0x1
346 #define PROM_MODE_CRC_FAILED 0x2
347 #define PROM_MODE_DUPLICATED 0x4
348 #define PROM_MODE_MGMT 0x8
349 #define PROM_MODE_CTRL 0x10
350 #define PROM_MODE_BAD_PROTOCOL 0x20
351
352 #define IFACE_INT_STATUS_OFFSET 0
353 #define IFACE_INT_MASK_OFFSET 1
354 #define IFACE_LOCKOUT_HOST_OFFSET 2
355 #define IFACE_LOCKOUT_MAC_OFFSET 3
356 #define IFACE_FUNC_CTRL_OFFSET 28
357 #define IFACE_MAC_STAT_OFFSET 30
358 #define IFACE_GENERIC_INT_TYPE_OFFSET 32
359
360 #define CIPHER_SUITE_NONE 0
361 #define CIPHER_SUITE_WEP_64 1
362 #define CIPHER_SUITE_TKIP 2
363 #define CIPHER_SUITE_AES 3
364 #define CIPHER_SUITE_CCX 4
365 #define CIPHER_SUITE_WEP_128 5
366
367 //
368 // IFACE MACROS & definitions
369 //
370 //
371
372 // FuncCtrl field:
373 //
374 #define FUNC_CTRL_TxENABLE 0x10
375 #define FUNC_CTRL_RxENABLE 0x20
376 #define FUNC_CTRL_INIT_COMPLETE 0x01
377
378 /* A stub firmware image which reads the MAC address from NVRAM on the card.
379 For copyright information and source see the end of this file. */
380 static u8 mac_reader[] = {
381 0x06,0x00,0x00,0xea,0x04,0x00,0x00,0xea,0x03,0x00,0x00,0xea,0x02,0x00,0x00,0xea,
382 0x01,0x00,0x00,0xea,0x00,0x00,0x00,0xea,0xff,0xff,0xff,0xea,0xfe,0xff,0xff,0xea,
383 0xd3,0x00,0xa0,0xe3,0x00,0xf0,0x21,0xe1,0x0e,0x04,0xa0,0xe3,0x00,0x10,0xa0,0xe3,
384 0x81,0x11,0xa0,0xe1,0x00,0x10,0x81,0xe3,0x00,0x10,0x80,0xe5,0x1c,0x10,0x90,0xe5,
385 0x10,0x10,0xc1,0xe3,0x1c,0x10,0x80,0xe5,0x01,0x10,0xa0,0xe3,0x08,0x10,0x80,0xe5,
386 0x02,0x03,0xa0,0xe3,0x00,0x10,0xa0,0xe3,0xb0,0x10,0xc0,0xe1,0xb4,0x10,0xc0,0xe1,
387 0xb8,0x10,0xc0,0xe1,0xbc,0x10,0xc0,0xe1,0x56,0xdc,0xa0,0xe3,0x21,0x00,0x00,0xeb,
388 0x0a,0x00,0xa0,0xe3,0x1a,0x00,0x00,0xeb,0x10,0x00,0x00,0xeb,0x07,0x00,0x00,0xeb,
389 0x02,0x03,0xa0,0xe3,0x02,0x14,0xa0,0xe3,0xb4,0x10,0xc0,0xe1,0x4c,0x10,0x9f,0xe5,
390 0xbc,0x10,0xc0,0xe1,0x10,0x10,0xa0,0xe3,0xb8,0x10,0xc0,0xe1,0xfe,0xff,0xff,0xea,
391 0x00,0x40,0x2d,0xe9,0x00,0x20,0xa0,0xe3,0x02,0x3c,0xa0,0xe3,0x00,0x10,0xa0,0xe3,
392 0x28,0x00,0x9f,0xe5,0x37,0x00,0x00,0xeb,0x00,0x40,0xbd,0xe8,0x1e,0xff,0x2f,0xe1,
393 0x00,0x40,0x2d,0xe9,0x12,0x2e,0xa0,0xe3,0x06,0x30,0xa0,0xe3,0x00,0x10,0xa0,0xe3,
394 0x02,0x04,0xa0,0xe3,0x2f,0x00,0x00,0xeb,0x00,0x40,0xbd,0xe8,0x1e,0xff,0x2f,0xe1,
395 0x00,0x02,0x00,0x02,0x80,0x01,0x90,0xe0,0x01,0x00,0x00,0x0a,0x01,0x00,0x50,0xe2,
396 0xfc,0xff,0xff,0xea,0x1e,0xff,0x2f,0xe1,0x80,0x10,0xa0,0xe3,0xf3,0x06,0xa0,0xe3,
397 0x00,0x10,0x80,0xe5,0x00,0x10,0xa0,0xe3,0x00,0x10,0x80,0xe5,0x01,0x10,0xa0,0xe3,
398 0x04,0x10,0x80,0xe5,0x00,0x10,0x80,0xe5,0x0e,0x34,0xa0,0xe3,0x1c,0x10,0x93,0xe5,
399 0x02,0x1a,0x81,0xe3,0x1c,0x10,0x83,0xe5,0x58,0x11,0x9f,0xe5,0x30,0x10,0x80,0xe5,
400 0x54,0x11,0x9f,0xe5,0x34,0x10,0x80,0xe5,0x38,0x10,0x80,0xe5,0x3c,0x10,0x80,0xe5,
401 0x10,0x10,0x90,0xe5,0x08,0x00,0x90,0xe5,0x1e,0xff,0x2f,0xe1,0xf3,0x16,0xa0,0xe3,
402 0x08,0x00,0x91,0xe5,0x05,0x00,0xa0,0xe3,0x0c,0x00,0x81,0xe5,0x10,0x00,0x91,0xe5,
403 0x02,0x00,0x10,0xe3,0xfc,0xff,0xff,0x0a,0xff,0x00,0xa0,0xe3,0x0c,0x00,0x81,0xe5,
404 0x10,0x00,0x91,0xe5,0x02,0x00,0x10,0xe3,0xfc,0xff,0xff,0x0a,0x08,0x00,0x91,0xe5,
405 0x10,0x00,0x91,0xe5,0x01,0x00,0x10,0xe3,0xfc,0xff,0xff,0x0a,0x08,0x00,0x91,0xe5,
406 0xff,0x00,0x00,0xe2,0x1e,0xff,0x2f,0xe1,0x30,0x40,0x2d,0xe9,0x00,0x50,0xa0,0xe1,
407 0x03,0x40,0xa0,0xe1,0xa2,0x02,0xa0,0xe1,0x08,0x00,0x00,0xe2,0x03,0x00,0x80,0xe2,
408 0xd8,0x10,0x9f,0xe5,0x00,0x00,0xc1,0xe5,0x01,0x20,0xc1,0xe5,0xe2,0xff,0xff,0xeb,
409 0x01,0x00,0x10,0xe3,0xfc,0xff,0xff,0x1a,0x14,0x00,0xa0,0xe3,0xc4,0xff,0xff,0xeb,
410 0x04,0x20,0xa0,0xe1,0x05,0x10,0xa0,0xe1,0x02,0x00,0xa0,0xe3,0x01,0x00,0x00,0xeb,
411 0x30,0x40,0xbd,0xe8,0x1e,0xff,0x2f,0xe1,0x70,0x40,0x2d,0xe9,0xf3,0x46,0xa0,0xe3,
412 0x00,0x30,0xa0,0xe3,0x00,0x00,0x50,0xe3,0x08,0x00,0x00,0x9a,0x8c,0x50,0x9f,0xe5,
413 0x03,0x60,0xd5,0xe7,0x0c,0x60,0x84,0xe5,0x10,0x60,0x94,0xe5,0x02,0x00,0x16,0xe3,
414 0xfc,0xff,0xff,0x0a,0x01,0x30,0x83,0xe2,0x00,0x00,0x53,0xe1,0xf7,0xff,0xff,0x3a,
415 0xff,0x30,0xa0,0xe3,0x0c,0x30,0x84,0xe5,0x08,0x00,0x94,0xe5,0x10,0x00,0x94,0xe5,
416 0x01,0x00,0x10,0xe3,0xfc,0xff,0xff,0x0a,0x08,0x00,0x94,0xe5,0x00,0x00,0xa0,0xe3,
417 0x00,0x00,0x52,0xe3,0x0b,0x00,0x00,0x9a,0x10,0x50,0x94,0xe5,0x02,0x00,0x15,0xe3,
418 0xfc,0xff,0xff,0x0a,0x0c,0x30,0x84,0xe5,0x10,0x50,0x94,0xe5,0x01,0x00,0x15,0xe3,
419 0xfc,0xff,0xff,0x0a,0x08,0x50,0x94,0xe5,0x01,0x50,0xc1,0xe4,0x01,0x00,0x80,0xe2,
420 0x02,0x00,0x50,0xe1,0xf3,0xff,0xff,0x3a,0xc8,0x00,0xa0,0xe3,0x98,0xff,0xff,0xeb,
421 0x70,0x40,0xbd,0xe8,0x1e,0xff,0x2f,0xe1,0x01,0x0c,0x00,0x02,0x01,0x02,0x00,0x02,
422 0x00,0x01,0x00,0x02
423 };
424
425 struct atmel_private {
426 void *card; /* Bus dependent stucture varies for PCcard */
427 int (*present_callback)(void *); /* And callback which uses it */
428 char firmware_id[32];
429 AtmelFWType firmware_type;
430 u8 *firmware;
431 int firmware_length;
432 struct timer_list management_timer;
433 struct net_device *dev;
434 struct device *sys_dev;
435 struct iw_statistics wstats;
436 spinlock_t irqlock, timerlock; // spinlocks
437 enum { BUS_TYPE_PCCARD, BUS_TYPE_PCI } bus_type;
438 enum {
439 CARD_TYPE_PARALLEL_FLASH,
440 CARD_TYPE_SPI_FLASH,
441 CARD_TYPE_EEPROM
442 } card_type;
443 int do_rx_crc; /* If we need to CRC incoming packets */
444 int probe_crc; /* set if we don't yet know */
445 int crc_ok_cnt, crc_ko_cnt; /* counters for probing */
446 u16 rx_desc_head;
447 u16 tx_desc_free, tx_desc_head, tx_desc_tail, tx_desc_previous;
448 u16 tx_free_mem, tx_buff_head, tx_buff_tail;
449
450 u16 frag_seq, frag_len, frag_no;
451 u8 frag_source[6];
452
453 u8 wep_is_on, default_key, exclude_unencrypted, encryption_level;
454 u8 group_cipher_suite, pairwise_cipher_suite;
455 u8 wep_keys[MAX_ENCRYPTION_KEYS][MAX_ENCRYPTION_KEY_SIZE];
456 int wep_key_len[MAX_ENCRYPTION_KEYS];
457 int use_wpa, radio_on_broken; /* firmware dependent stuff. */
458
459 u16 host_info_base;
460 struct host_info_struct {
461 /* NB this is matched to the hardware, don't change. */
462 u8 volatile int_status;
463 u8 volatile int_mask;
464 u8 volatile lockout_host;
465 u8 volatile lockout_mac;
466
467 u16 tx_buff_pos;
468 u16 tx_buff_size;
469 u16 tx_desc_pos;
470 u16 tx_desc_count;
471
472 u16 rx_buff_pos;
473 u16 rx_buff_size;
474 u16 rx_desc_pos;
475 u16 rx_desc_count;
476
477 u16 build_version;
478 u16 command_pos;
479
480 u16 major_version;
481 u16 minor_version;
482
483 u16 func_ctrl;
484 u16 mac_status;
485 u16 generic_IRQ_type;
486 u8 reserved[2];
487 } host_info;
488
489 enum {
490 STATION_STATE_SCANNING,
491 STATION_STATE_JOINNING,
492 STATION_STATE_AUTHENTICATING,
493 STATION_STATE_ASSOCIATING,
494 STATION_STATE_READY,
495 STATION_STATE_REASSOCIATING,
496 STATION_STATE_DOWN,
497 STATION_STATE_MGMT_ERROR
498 } station_state;
499
500 int operating_mode, power_mode;
501 time_t last_qual;
502 int beacons_this_sec;
503 int channel;
504 int reg_domain, config_reg_domain;
505 int tx_rate;
506 int auto_tx_rate;
507 int rts_threshold;
508 int frag_threshold;
509 int long_retry, short_retry;
510 int preamble;
511 int default_beacon_period, beacon_period, listen_interval;
512 int CurrentAuthentTransactionSeqNum, ExpectedAuthentTransactionSeqNum;
513 int AuthenticationRequestRetryCnt, AssociationRequestRetryCnt, ReAssociationRequestRetryCnt;
514 enum {
515 SITE_SURVEY_IDLE,
516 SITE_SURVEY_IN_PROGRESS,
517 SITE_SURVEY_COMPLETED
518 } site_survey_state;
519 unsigned long last_survey;
520
521 int station_was_associated, station_is_associated;
522 int fast_scan;
523
524 struct bss_info {
525 int channel;
526 int SSIDsize;
527 int RSSI;
528 int UsingWEP;
529 int preamble;
530 int beacon_period;
531 int BSStype;
532 u8 BSSID[6];
533 u8 SSID[MAX_SSID_LENGTH];
534 } BSSinfo[MAX_BSS_ENTRIES];
535 int BSS_list_entries, current_BSS;
536 int connect_to_any_BSS;
537 int SSID_size, new_SSID_size;
538 u8 CurrentBSSID[6], BSSID[6];
539 u8 SSID[MAX_SSID_LENGTH], new_SSID[MAX_SSID_LENGTH];
540 u64 last_beacon_timestamp;
541 u8 rx_buf[MAX_WIRELESS_BODY];
542 };
543
544 static u8 atmel_basic_rates[4] = {0x82,0x84,0x0b,0x16};
545
546 static const struct {
547 int reg_domain;
548 int min, max;
549 char *name;
550 } channel_table[] = { { REG_DOMAIN_FCC, 1, 11, "USA" },
551 { REG_DOMAIN_DOC, 1, 11, "Canada" },
552 { REG_DOMAIN_ETSI, 1, 13, "Europe" },
553 { REG_DOMAIN_SPAIN, 10, 11, "Spain" },
554 { REG_DOMAIN_FRANCE, 10, 13, "France" },
555 { REG_DOMAIN_MKK, 14, 14, "MKK" },
556 { REG_DOMAIN_MKK1, 1, 14, "MKK1" },
557 { REG_DOMAIN_ISRAEL, 3, 9, "Israel"} };
558
559 static void build_wpa_mib(struct atmel_private *priv);
560 static int atmel_ioctl(struct net_device *dev, struct ifreq *rq, int cmd);
561 static void atmel_copy_to_card(struct net_device *dev, u16 dest,
562 unsigned char *src, u16 len);
563 static void atmel_copy_to_host(struct net_device *dev, unsigned char *dest,
564 u16 src, u16 len);
565 static void atmel_set_gcr(struct net_device *dev, u16 mask);
566 static void atmel_clear_gcr(struct net_device *dev, u16 mask);
567 static int atmel_lock_mac(struct atmel_private *priv);
568 static void atmel_wmem32(struct atmel_private *priv, u16 pos, u32 data);
569 static void atmel_command_irq(struct atmel_private *priv);
570 static int atmel_validate_channel(struct atmel_private *priv, int channel);
571 static void atmel_management_frame(struct atmel_private *priv,
572 struct ieee80211_hdr_4addr *header,
573 u16 frame_len, u8 rssi);
574 static void atmel_management_timer(u_long a);
575 static void atmel_send_command(struct atmel_private *priv, int command,
576 void *cmd, int cmd_size);
577 static int atmel_send_command_wait(struct atmel_private *priv, int command,
578 void *cmd, int cmd_size);
579 static void atmel_transmit_management_frame(struct atmel_private *priv,
580 struct ieee80211_hdr_4addr *header,
581 u8 *body, int body_len);
582
583 static u8 atmel_get_mib8(struct atmel_private *priv, u8 type, u8 index);
584 static void atmel_set_mib8(struct atmel_private *priv, u8 type, u8 index,
585 u8 data);
586 static void atmel_set_mib16(struct atmel_private *priv, u8 type, u8 index,
587 u16 data);
588 static void atmel_set_mib(struct atmel_private *priv, u8 type, u8 index,
589 u8 *data, int data_len);
590 static void atmel_get_mib(struct atmel_private *priv, u8 type, u8 index,
591 u8 *data, int data_len);
592 static void atmel_scan(struct atmel_private *priv, int specific_ssid);
593 static void atmel_join_bss(struct atmel_private *priv, int bss_index);
594 static void atmel_smooth_qual(struct atmel_private *priv);
595 static void atmel_writeAR(struct net_device *dev, u16 data);
596 static int probe_atmel_card(struct net_device *dev);
597 static int reset_atmel_card(struct net_device *dev);
598 static void atmel_enter_state(struct atmel_private *priv, int new_state);
599 int atmel_open (struct net_device *dev);
600
601 static inline u16 atmel_hi(struct atmel_private *priv, u16 offset)
602 {
603 return priv->host_info_base + offset;
604 }
605
606 static inline u16 atmel_co(struct atmel_private *priv, u16 offset)
607 {
608 return priv->host_info.command_pos + offset;
609 }
610
611 static inline u16 atmel_rx(struct atmel_private *priv, u16 offset, u16 desc)
612 {
613 return priv->host_info.rx_desc_pos + (sizeof(struct rx_desc) * desc) + offset;
614 }
615
616 static inline u16 atmel_tx(struct atmel_private *priv, u16 offset, u16 desc)
617 {
618 return priv->host_info.tx_desc_pos + (sizeof(struct tx_desc) * desc) + offset;
619 }
620
621 static inline u8 atmel_read8(struct net_device *dev, u16 offset)
622 {
623 return inb(dev->base_addr + offset);
624 }
625
626 static inline void atmel_write8(struct net_device *dev, u16 offset, u8 data)
627 {
628 outb(data, dev->base_addr + offset);
629 }
630
631 static inline u16 atmel_read16(struct net_device *dev, u16 offset)
632 {
633 return inw(dev->base_addr + offset);
634 }
635
636 static inline void atmel_write16(struct net_device *dev, u16 offset, u16 data)
637 {
638 outw(data, dev->base_addr + offset);
639 }
640
641 static inline u8 atmel_rmem8(struct atmel_private *priv, u16 pos)
642 {
643 atmel_writeAR(priv->dev, pos);
644 return atmel_read8(priv->dev, DR);
645 }
646
647 static inline void atmel_wmem8(struct atmel_private *priv, u16 pos, u16 data)
648 {
649 atmel_writeAR(priv->dev, pos);
650 atmel_write8(priv->dev, DR, data);
651 }
652
653 static inline u16 atmel_rmem16(struct atmel_private *priv, u16 pos)
654 {
655 atmel_writeAR(priv->dev, pos);
656 return atmel_read16(priv->dev, DR);
657 }
658
659 static inline void atmel_wmem16(struct atmel_private *priv, u16 pos, u16 data)
660 {
661 atmel_writeAR(priv->dev, pos);
662 atmel_write16(priv->dev, DR, data);
663 }
664
665 static const struct iw_handler_def atmel_handler_def;
666
667 static void tx_done_irq(struct atmel_private *priv)
668 {
669 int i;
670
671 for (i = 0;
672 atmel_rmem8(priv, atmel_tx(priv, TX_DESC_FLAGS_OFFSET, priv->tx_desc_head)) == TX_DONE &&
673 i < priv->host_info.tx_desc_count;
674 i++) {
675 u8 status = atmel_rmem8(priv, atmel_tx(priv, TX_DESC_STATUS_OFFSET, priv->tx_desc_head));
676 u16 msdu_size = atmel_rmem16(priv, atmel_tx(priv, TX_DESC_SIZE_OFFSET, priv->tx_desc_head));
677 u8 type = atmel_rmem8(priv, atmel_tx(priv, TX_DESC_PACKET_TYPE_OFFSET, priv->tx_desc_head));
678
679 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_FLAGS_OFFSET, priv->tx_desc_head), 0);
680
681 priv->tx_free_mem += msdu_size;
682 priv->tx_desc_free++;
683
684 if (priv->tx_buff_head + msdu_size > (priv->host_info.tx_buff_pos + priv->host_info.tx_buff_size))
685 priv->tx_buff_head = 0;
686 else
687 priv->tx_buff_head += msdu_size;
688
689 if (priv->tx_desc_head < (priv->host_info.tx_desc_count - 1))
690 priv->tx_desc_head++ ;
691 else
692 priv->tx_desc_head = 0;
693
694 if (type == TX_PACKET_TYPE_DATA) {
695 if (status == TX_STATUS_SUCCESS)
696 priv->dev->stats.tx_packets++;
697 else
698 priv->dev->stats.tx_errors++;
699 netif_wake_queue(priv->dev);
700 }
701 }
702 }
703
704 static u16 find_tx_buff(struct atmel_private *priv, u16 len)
705 {
706 u16 bottom_free = priv->host_info.tx_buff_size - priv->tx_buff_tail;
707
708 if (priv->tx_desc_free == 3 || priv->tx_free_mem < len)
709 return 0;
710
711 if (bottom_free >= len)
712 return priv->host_info.tx_buff_pos + priv->tx_buff_tail;
713
714 if (priv->tx_free_mem - bottom_free >= len) {
715 priv->tx_buff_tail = 0;
716 return priv->host_info.tx_buff_pos;
717 }
718
719 return 0;
720 }
721
722 static void tx_update_descriptor(struct atmel_private *priv, int is_bcast,
723 u16 len, u16 buff, u8 type)
724 {
725 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_POS_OFFSET, priv->tx_desc_tail), buff);
726 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_SIZE_OFFSET, priv->tx_desc_tail), len);
727 if (!priv->use_wpa)
728 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_HOST_LENGTH_OFFSET, priv->tx_desc_tail), len);
729 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_PACKET_TYPE_OFFSET, priv->tx_desc_tail), type);
730 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_RATE_OFFSET, priv->tx_desc_tail), priv->tx_rate);
731 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_RETRY_OFFSET, priv->tx_desc_tail), 0);
732 if (priv->use_wpa) {
733 int cipher_type, cipher_length;
734 if (is_bcast) {
735 cipher_type = priv->group_cipher_suite;
736 if (cipher_type == CIPHER_SUITE_WEP_64 ||
737 cipher_type == CIPHER_SUITE_WEP_128)
738 cipher_length = 8;
739 else if (cipher_type == CIPHER_SUITE_TKIP)
740 cipher_length = 12;
741 else if (priv->pairwise_cipher_suite == CIPHER_SUITE_WEP_64 ||
742 priv->pairwise_cipher_suite == CIPHER_SUITE_WEP_128) {
743 cipher_type = priv->pairwise_cipher_suite;
744 cipher_length = 8;
745 } else {
746 cipher_type = CIPHER_SUITE_NONE;
747 cipher_length = 0;
748 }
749 } else {
750 cipher_type = priv->pairwise_cipher_suite;
751 if (cipher_type == CIPHER_SUITE_WEP_64 ||
752 cipher_type == CIPHER_SUITE_WEP_128)
753 cipher_length = 8;
754 else if (cipher_type == CIPHER_SUITE_TKIP)
755 cipher_length = 12;
756 else if (priv->group_cipher_suite == CIPHER_SUITE_WEP_64 ||
757 priv->group_cipher_suite == CIPHER_SUITE_WEP_128) {
758 cipher_type = priv->group_cipher_suite;
759 cipher_length = 8;
760 } else {
761 cipher_type = CIPHER_SUITE_NONE;
762 cipher_length = 0;
763 }
764 }
765
766 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_CIPHER_TYPE_OFFSET, priv->tx_desc_tail),
767 cipher_type);
768 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_CIPHER_LENGTH_OFFSET, priv->tx_desc_tail),
769 cipher_length);
770 }
771 atmel_wmem32(priv, atmel_tx(priv, TX_DESC_NEXT_OFFSET, priv->tx_desc_tail), 0x80000000L);
772 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_FLAGS_OFFSET, priv->tx_desc_tail), TX_FIRM_OWN);
773 if (priv->tx_desc_previous != priv->tx_desc_tail)
774 atmel_wmem32(priv, atmel_tx(priv, TX_DESC_NEXT_OFFSET, priv->tx_desc_previous), 0);
775 priv->tx_desc_previous = priv->tx_desc_tail;
776 if (priv->tx_desc_tail < (priv->host_info.tx_desc_count - 1))
777 priv->tx_desc_tail++;
778 else
779 priv->tx_desc_tail = 0;
780 priv->tx_desc_free--;
781 priv->tx_free_mem -= len;
782 }
783
784 static int start_tx(struct sk_buff *skb, struct net_device *dev)
785 {
786 static const u8 SNAP_RFC1024[6] = { 0xaa, 0xaa, 0x03, 0x00, 0x00, 0x00 };
787 struct atmel_private *priv = netdev_priv(dev);
788 struct ieee80211_hdr_4addr header;
789 unsigned long flags;
790 u16 buff, frame_ctl, len = (ETH_ZLEN < skb->len) ? skb->len : ETH_ZLEN;
791
792 if (priv->card && priv->present_callback &&
793 !(*priv->present_callback)(priv->card)) {
794 dev->stats.tx_errors++;
795 dev_kfree_skb(skb);
796 return 0;
797 }
798
799 if (priv->station_state != STATION_STATE_READY) {
800 dev->stats.tx_errors++;
801 dev_kfree_skb(skb);
802 return 0;
803 }
804
805 /* first ensure the timer func cannot run */
806 spin_lock_bh(&priv->timerlock);
807 /* then stop the hardware ISR */
808 spin_lock_irqsave(&priv->irqlock, flags);
809 /* nb doing the above in the opposite order will deadlock */
810
811 /* The Wireless Header is 30 bytes. In the Ethernet packet we "cut" the
812 12 first bytes (containing DA/SA) and put them in the appropriate
813 fields of the Wireless Header. Thus the packet length is then the
814 initial + 18 (+30-12) */
815
816 if (!(buff = find_tx_buff(priv, len + 18))) {
817 dev->stats.tx_dropped++;
818 spin_unlock_irqrestore(&priv->irqlock, flags);
819 spin_unlock_bh(&priv->timerlock);
820 netif_stop_queue(dev);
821 return 1;
822 }
823
824 frame_ctl = IEEE80211_FTYPE_DATA;
825 header.duration_id = 0;
826 header.seq_ctl = 0;
827 if (priv->wep_is_on)
828 frame_ctl |= IEEE80211_FCTL_PROTECTED;
829 if (priv->operating_mode == IW_MODE_ADHOC) {
830 skb_copy_from_linear_data(skb, &header.addr1, 6);
831 memcpy(&header.addr2, dev->dev_addr, 6);
832 memcpy(&header.addr3, priv->BSSID, 6);
833 } else {
834 frame_ctl |= IEEE80211_FCTL_TODS;
835 memcpy(&header.addr1, priv->CurrentBSSID, 6);
836 memcpy(&header.addr2, dev->dev_addr, 6);
837 skb_copy_from_linear_data(skb, &header.addr3, 6);
838 }
839
840 if (priv->use_wpa)
841 memcpy(&header.addr4, SNAP_RFC1024, 6);
842
843 header.frame_ctl = cpu_to_le16(frame_ctl);
844 /* Copy the wireless header into the card */
845 atmel_copy_to_card(dev, buff, (unsigned char *)&header, DATA_FRAME_WS_HEADER_SIZE);
846 /* Copy the packet sans its 802.3 header addresses which have been replaced */
847 atmel_copy_to_card(dev, buff + DATA_FRAME_WS_HEADER_SIZE, skb->data + 12, len - 12);
848 priv->tx_buff_tail += len - 12 + DATA_FRAME_WS_HEADER_SIZE;
849
850 /* low bit of first byte of destination tells us if broadcast */
851 tx_update_descriptor(priv, *(skb->data) & 0x01, len + 18, buff, TX_PACKET_TYPE_DATA);
852 dev->trans_start = jiffies;
853 dev->stats.tx_bytes += len;
854
855 spin_unlock_irqrestore(&priv->irqlock, flags);
856 spin_unlock_bh(&priv->timerlock);
857 dev_kfree_skb(skb);
858
859 return 0;
860 }
861
862 static void atmel_transmit_management_frame(struct atmel_private *priv,
863 struct ieee80211_hdr_4addr *header,
864 u8 *body, int body_len)
865 {
866 u16 buff;
867 int len = MGMT_FRAME_BODY_OFFSET + body_len;
868
869 if (!(buff = find_tx_buff(priv, len)))
870 return;
871
872 atmel_copy_to_card(priv->dev, buff, (u8 *)header, MGMT_FRAME_BODY_OFFSET);
873 atmel_copy_to_card(priv->dev, buff + MGMT_FRAME_BODY_OFFSET, body, body_len);
874 priv->tx_buff_tail += len;
875 tx_update_descriptor(priv, header->addr1[0] & 0x01, len, buff, TX_PACKET_TYPE_MGMT);
876 }
877
878 static void fast_rx_path(struct atmel_private *priv,
879 struct ieee80211_hdr_4addr *header,
880 u16 msdu_size, u16 rx_packet_loc, u32 crc)
881 {
882 /* fast path: unfragmented packet copy directly into skbuf */
883 u8 mac4[6];
884 struct sk_buff *skb;
885 unsigned char *skbp;
886
887 /* get the final, mac 4 header field, this tells us encapsulation */
888 atmel_copy_to_host(priv->dev, mac4, rx_packet_loc + 24, 6);
889 msdu_size -= 6;
890
891 if (priv->do_rx_crc) {
892 crc = crc32_le(crc, mac4, 6);
893 msdu_size -= 4;
894 }
895
896 if (!(skb = dev_alloc_skb(msdu_size + 14))) {
897 priv->dev->stats.rx_dropped++;
898 return;
899 }
900
901 skb_reserve(skb, 2);
902 skbp = skb_put(skb, msdu_size + 12);
903 atmel_copy_to_host(priv->dev, skbp + 12, rx_packet_loc + 30, msdu_size);
904
905 if (priv->do_rx_crc) {
906 u32 netcrc;
907 crc = crc32_le(crc, skbp + 12, msdu_size);
908 atmel_copy_to_host(priv->dev, (void *)&netcrc, rx_packet_loc + 30 + msdu_size, 4);
909 if ((crc ^ 0xffffffff) != netcrc) {
910 priv->dev->stats.rx_crc_errors++;
911 dev_kfree_skb(skb);
912 return;
913 }
914 }
915
916 memcpy(skbp, header->addr1, 6); /* destination address */
917 if (le16_to_cpu(header->frame_ctl) & IEEE80211_FCTL_FROMDS)
918 memcpy(&skbp[6], header->addr3, 6);
919 else
920 memcpy(&skbp[6], header->addr2, 6); /* source address */
921
922 priv->dev->last_rx = jiffies;
923 skb->protocol = eth_type_trans(skb, priv->dev);
924 skb->ip_summed = CHECKSUM_NONE;
925 netif_rx(skb);
926 priv->dev->stats.rx_bytes += 12 + msdu_size;
927 priv->dev->stats.rx_packets++;
928 }
929
930 /* Test to see if the packet in card memory at packet_loc has a valid CRC
931 It doesn't matter that this is slow: it is only used to proble the first few
932 packets. */
933 static int probe_crc(struct atmel_private *priv, u16 packet_loc, u16 msdu_size)
934 {
935 int i = msdu_size - 4;
936 u32 netcrc, crc = 0xffffffff;
937
938 if (msdu_size < 4)
939 return 0;
940
941 atmel_copy_to_host(priv->dev, (void *)&netcrc, packet_loc + i, 4);
942
943 atmel_writeAR(priv->dev, packet_loc);
944 while (i--) {
945 u8 octet = atmel_read8(priv->dev, DR);
946 crc = crc32_le(crc, &octet, 1);
947 }
948
949 return (crc ^ 0xffffffff) == netcrc;
950 }
951
952 static void frag_rx_path(struct atmel_private *priv,
953 struct ieee80211_hdr_4addr *header,
954 u16 msdu_size, u16 rx_packet_loc, u32 crc, u16 seq_no,
955 u8 frag_no, int more_frags)
956 {
957 u8 mac4[6];
958 u8 source[6];
959 struct sk_buff *skb;
960
961 if (le16_to_cpu(header->frame_ctl) & IEEE80211_FCTL_FROMDS)
962 memcpy(source, header->addr3, 6);
963 else
964 memcpy(source, header->addr2, 6);
965
966 rx_packet_loc += 24; /* skip header */
967
968 if (priv->do_rx_crc)
969 msdu_size -= 4;
970
971 if (frag_no == 0) { /* first fragment */
972 atmel_copy_to_host(priv->dev, mac4, rx_packet_loc, 6);
973 msdu_size -= 6;
974 rx_packet_loc += 6;
975
976 if (priv->do_rx_crc)
977 crc = crc32_le(crc, mac4, 6);
978
979 priv->frag_seq = seq_no;
980 priv->frag_no = 1;
981 priv->frag_len = msdu_size;
982 memcpy(priv->frag_source, source, 6);
983 memcpy(&priv->rx_buf[6], source, 6);
984 memcpy(priv->rx_buf, header->addr1, 6);
985
986 atmel_copy_to_host(priv->dev, &priv->rx_buf[12], rx_packet_loc, msdu_size);
987
988 if (priv->do_rx_crc) {
989 u32 netcrc;
990 crc = crc32_le(crc, &priv->rx_buf[12], msdu_size);
991 atmel_copy_to_host(priv->dev, (void *)&netcrc, rx_packet_loc + msdu_size, 4);
992 if ((crc ^ 0xffffffff) != netcrc) {
993 priv->dev->stats.rx_crc_errors++;
994 memset(priv->frag_source, 0xff, 6);
995 }
996 }
997
998 } else if (priv->frag_no == frag_no &&
999 priv->frag_seq == seq_no &&
1000 memcmp(priv->frag_source, source, 6) == 0) {
1001
1002 atmel_copy_to_host(priv->dev, &priv->rx_buf[12 + priv->frag_len],
1003 rx_packet_loc, msdu_size);
1004 if (priv->do_rx_crc) {
1005 u32 netcrc;
1006 crc = crc32_le(crc,
1007 &priv->rx_buf[12 + priv->frag_len],
1008 msdu_size);
1009 atmel_copy_to_host(priv->dev, (void *)&netcrc, rx_packet_loc + msdu_size, 4);
1010 if ((crc ^ 0xffffffff) != netcrc) {
1011 priv->dev->stats.rx_crc_errors++;
1012 memset(priv->frag_source, 0xff, 6);
1013 more_frags = 1; /* don't send broken assembly */
1014 }
1015 }
1016
1017 priv->frag_len += msdu_size;
1018 priv->frag_no++;
1019
1020 if (!more_frags) { /* last one */
1021 memset(priv->frag_source, 0xff, 6);
1022 if (!(skb = dev_alloc_skb(priv->frag_len + 14))) {
1023 priv->dev->stats.rx_dropped++;
1024 } else {
1025 skb_reserve(skb, 2);
1026 memcpy(skb_put(skb, priv->frag_len + 12),
1027 priv->rx_buf,
1028 priv->frag_len + 12);
1029 priv->dev->last_rx = jiffies;
1030 skb->protocol = eth_type_trans(skb, priv->dev);
1031 skb->ip_summed = CHECKSUM_NONE;
1032 netif_rx(skb);
1033 priv->dev->stats.rx_bytes += priv->frag_len + 12;
1034 priv->dev->stats.rx_packets++;
1035 }
1036 }
1037 } else
1038 priv->wstats.discard.fragment++;
1039 }
1040
1041 static void rx_done_irq(struct atmel_private *priv)
1042 {
1043 int i;
1044 struct ieee80211_hdr_4addr header;
1045
1046 for (i = 0;
1047 atmel_rmem8(priv, atmel_rx(priv, RX_DESC_FLAGS_OFFSET, priv->rx_desc_head)) == RX_DESC_FLAG_VALID &&
1048 i < priv->host_info.rx_desc_count;
1049 i++) {
1050
1051 u16 msdu_size, rx_packet_loc, frame_ctl, seq_control;
1052 u8 status = atmel_rmem8(priv, atmel_rx(priv, RX_DESC_STATUS_OFFSET, priv->rx_desc_head));
1053 u32 crc = 0xffffffff;
1054
1055 if (status != RX_STATUS_SUCCESS) {
1056 if (status == 0xc1) /* determined by experiment */
1057 priv->wstats.discard.nwid++;
1058 else
1059 priv->dev->stats.rx_errors++;
1060 goto next;
1061 }
1062
1063 msdu_size = atmel_rmem16(priv, atmel_rx(priv, RX_DESC_MSDU_SIZE_OFFSET, priv->rx_desc_head));
1064 rx_packet_loc = atmel_rmem16(priv, atmel_rx(priv, RX_DESC_MSDU_POS_OFFSET, priv->rx_desc_head));
1065
1066 if (msdu_size < 30) {
1067 priv->dev->stats.rx_errors++;
1068 goto next;
1069 }
1070
1071 /* Get header as far as end of seq_ctl */
1072 atmel_copy_to_host(priv->dev, (char *)&header, rx_packet_loc, 24);
1073 frame_ctl = le16_to_cpu(header.frame_ctl);
1074 seq_control = le16_to_cpu(header.seq_ctl);
1075
1076 /* probe for CRC use here if needed once five packets have
1077 arrived with the same crc status, we assume we know what's
1078 happening and stop probing */
1079 if (priv->probe_crc) {
1080 if (!priv->wep_is_on || !(frame_ctl & IEEE80211_FCTL_PROTECTED)) {
1081 priv->do_rx_crc = probe_crc(priv, rx_packet_loc, msdu_size);
1082 } else {
1083 priv->do_rx_crc = probe_crc(priv, rx_packet_loc + 24, msdu_size - 24);
1084 }
1085 if (priv->do_rx_crc) {
1086 if (priv->crc_ok_cnt++ > 5)
1087 priv->probe_crc = 0;
1088 } else {
1089 if (priv->crc_ko_cnt++ > 5)
1090 priv->probe_crc = 0;
1091 }
1092 }
1093
1094 /* don't CRC header when WEP in use */
1095 if (priv->do_rx_crc && (!priv->wep_is_on || !(frame_ctl & IEEE80211_FCTL_PROTECTED))) {
1096 crc = crc32_le(0xffffffff, (unsigned char *)&header, 24);
1097 }
1098 msdu_size -= 24; /* header */
1099
1100 if ((frame_ctl & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_DATA) {
1101 int more_fragments = frame_ctl & IEEE80211_FCTL_MOREFRAGS;
1102 u8 packet_fragment_no = seq_control & IEEE80211_SCTL_FRAG;
1103 u16 packet_sequence_no = (seq_control & IEEE80211_SCTL_SEQ) >> 4;
1104
1105 if (!more_fragments && packet_fragment_no == 0) {
1106 fast_rx_path(priv, &header, msdu_size, rx_packet_loc, crc);
1107 } else {
1108 frag_rx_path(priv, &header, msdu_size, rx_packet_loc, crc,
1109 packet_sequence_no, packet_fragment_no, more_fragments);
1110 }
1111 }
1112
1113 if ((frame_ctl & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) {
1114 /* copy rest of packet into buffer */
1115 atmel_copy_to_host(priv->dev, (unsigned char *)&priv->rx_buf, rx_packet_loc + 24, msdu_size);
1116
1117 /* we use the same buffer for frag reassembly and control packets */
1118 memset(priv->frag_source, 0xff, 6);
1119
1120 if (priv->do_rx_crc) {
1121 /* last 4 octets is crc */
1122 msdu_size -= 4;
1123 crc = crc32_le(crc, (unsigned char *)&priv->rx_buf, msdu_size);
1124 if ((crc ^ 0xffffffff) != (*((u32 *)&priv->rx_buf[msdu_size]))) {
1125 priv->dev->stats.rx_crc_errors++;
1126 goto next;
1127 }
1128 }
1129
1130 atmel_management_frame(priv, &header, msdu_size,
1131 atmel_rmem8(priv, atmel_rx(priv, RX_DESC_RSSI_OFFSET, priv->rx_desc_head)));
1132 }
1133
1134 next:
1135 /* release descriptor */
1136 atmel_wmem8(priv, atmel_rx(priv, RX_DESC_FLAGS_OFFSET, priv->rx_desc_head), RX_DESC_FLAG_CONSUMED);
1137
1138 if (priv->rx_desc_head < (priv->host_info.rx_desc_count - 1))
1139 priv->rx_desc_head++;
1140 else
1141 priv->rx_desc_head = 0;
1142 }
1143 }
1144
1145 static irqreturn_t service_interrupt(int irq, void *dev_id)
1146 {
1147 struct net_device *dev = (struct net_device *) dev_id;
1148 struct atmel_private *priv = netdev_priv(dev);
1149 u8 isr;
1150 int i = -1;
1151 static u8 irq_order[] = {
1152 ISR_OUT_OF_RANGE,
1153 ISR_RxCOMPLETE,
1154 ISR_TxCOMPLETE,
1155 ISR_RxFRAMELOST,
1156 ISR_FATAL_ERROR,
1157 ISR_COMMAND_COMPLETE,
1158 ISR_IBSS_MERGE,
1159 ISR_GENERIC_IRQ
1160 };
1161
1162 if (priv->card && priv->present_callback &&
1163 !(*priv->present_callback)(priv->card))
1164 return IRQ_HANDLED;
1165
1166 /* In this state upper-level code assumes it can mess with
1167 the card unhampered by interrupts which may change register state.
1168 Note that even though the card shouldn't generate interrupts
1169 the inturrupt line may be shared. This allows card setup
1170 to go on without disabling interrupts for a long time. */
1171 if (priv->station_state == STATION_STATE_DOWN)
1172 return IRQ_NONE;
1173
1174 atmel_clear_gcr(dev, GCR_ENINT); /* disable interrupts */
1175
1176 while (1) {
1177 if (!atmel_lock_mac(priv)) {
1178 /* failed to contact card */
1179 printk(KERN_ALERT "%s: failed to contact MAC.\n", dev->name);
1180 return IRQ_HANDLED;
1181 }
1182
1183 isr = atmel_rmem8(priv, atmel_hi(priv, IFACE_INT_STATUS_OFFSET));
1184 atmel_wmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_MAC_OFFSET), 0);
1185
1186 if (!isr) {
1187 atmel_set_gcr(dev, GCR_ENINT); /* enable interrupts */
1188 return i == -1 ? IRQ_NONE : IRQ_HANDLED;
1189 }
1190
1191 atmel_set_gcr(dev, GCR_ACKINT); /* acknowledge interrupt */
1192
1193 for (i = 0; i < ARRAY_SIZE(irq_order); i++)
1194 if (isr & irq_order[i])
1195 break;
1196
1197 if (!atmel_lock_mac(priv)) {
1198 /* failed to contact card */
1199 printk(KERN_ALERT "%s: failed to contact MAC.\n", dev->name);
1200 return IRQ_HANDLED;
1201 }
1202
1203 isr = atmel_rmem8(priv, atmel_hi(priv, IFACE_INT_STATUS_OFFSET));
1204 isr ^= irq_order[i];
1205 atmel_wmem8(priv, atmel_hi(priv, IFACE_INT_STATUS_OFFSET), isr);
1206 atmel_wmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_MAC_OFFSET), 0);
1207
1208 switch (irq_order[i]) {
1209
1210 case ISR_OUT_OF_RANGE:
1211 if (priv->operating_mode == IW_MODE_INFRA &&
1212 priv->station_state == STATION_STATE_READY) {
1213 priv->station_is_associated = 0;
1214 atmel_scan(priv, 1);
1215 }
1216 break;
1217
1218 case ISR_RxFRAMELOST:
1219 priv->wstats.discard.misc++;
1220 /* fall through */
1221 case ISR_RxCOMPLETE:
1222 rx_done_irq(priv);
1223 break;
1224
1225 case ISR_TxCOMPLETE:
1226 tx_done_irq(priv);
1227 break;
1228
1229 case ISR_FATAL_ERROR:
1230 printk(KERN_ALERT "%s: *** FATAL error interrupt ***\n", dev->name);
1231 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
1232 break;
1233
1234 case ISR_COMMAND_COMPLETE:
1235 atmel_command_irq(priv);
1236 break;
1237
1238 case ISR_IBSS_MERGE:
1239 atmel_get_mib(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_CUR_BSSID_POS,
1240 priv->CurrentBSSID, 6);
1241 /* The WPA stuff cares about the current AP address */
1242 if (priv->use_wpa)
1243 build_wpa_mib(priv);
1244 break;
1245 case ISR_GENERIC_IRQ:
1246 printk(KERN_INFO "%s: Generic_irq received.\n", dev->name);
1247 break;
1248 }
1249 }
1250 }
1251
1252 static struct iw_statistics *atmel_get_wireless_stats(struct net_device *dev)
1253 {
1254 struct atmel_private *priv = netdev_priv(dev);
1255
1256 /* update the link quality here in case we are seeing no beacons
1257 at all to drive the process */
1258 atmel_smooth_qual(priv);
1259
1260 priv->wstats.status = priv->station_state;
1261
1262 if (priv->operating_mode == IW_MODE_INFRA) {
1263 if (priv->station_state != STATION_STATE_READY) {
1264 priv->wstats.qual.qual = 0;
1265 priv->wstats.qual.level = 0;
1266 priv->wstats.qual.updated = (IW_QUAL_QUAL_INVALID
1267 | IW_QUAL_LEVEL_INVALID);
1268 }
1269 priv->wstats.qual.noise = 0;
1270 priv->wstats.qual.updated |= IW_QUAL_NOISE_INVALID;
1271 } else {
1272 /* Quality levels cannot be determined in ad-hoc mode,
1273 because we can 'hear' more that one remote station. */
1274 priv->wstats.qual.qual = 0;
1275 priv->wstats.qual.level = 0;
1276 priv->wstats.qual.noise = 0;
1277 priv->wstats.qual.updated = IW_QUAL_QUAL_INVALID
1278 | IW_QUAL_LEVEL_INVALID
1279 | IW_QUAL_NOISE_INVALID;
1280 priv->wstats.miss.beacon = 0;
1281 }
1282
1283 return &priv->wstats;
1284 }
1285
1286 static int atmel_change_mtu(struct net_device *dev, int new_mtu)
1287 {
1288 if ((new_mtu < 68) || (new_mtu > 2312))
1289 return -EINVAL;
1290 dev->mtu = new_mtu;
1291 return 0;
1292 }
1293
1294 static int atmel_set_mac_address(struct net_device *dev, void *p)
1295 {
1296 struct sockaddr *addr = p;
1297
1298 memcpy (dev->dev_addr, addr->sa_data, dev->addr_len);
1299 return atmel_open(dev);
1300 }
1301
1302 EXPORT_SYMBOL(atmel_open);
1303
1304 int atmel_open(struct net_device *dev)
1305 {
1306 struct atmel_private *priv = netdev_priv(dev);
1307 int i, channel;
1308
1309 /* any scheduled timer is no longer needed and might screw things up.. */
1310 del_timer_sync(&priv->management_timer);
1311
1312 /* Interrupts will not touch the card once in this state... */
1313 priv->station_state = STATION_STATE_DOWN;
1314
1315 if (priv->new_SSID_size) {
1316 memcpy(priv->SSID, priv->new_SSID, priv->new_SSID_size);
1317 priv->SSID_size = priv->new_SSID_size;
1318 priv->new_SSID_size = 0;
1319 }
1320 priv->BSS_list_entries = 0;
1321
1322 priv->AuthenticationRequestRetryCnt = 0;
1323 priv->AssociationRequestRetryCnt = 0;
1324 priv->ReAssociationRequestRetryCnt = 0;
1325 priv->CurrentAuthentTransactionSeqNum = 0x0001;
1326 priv->ExpectedAuthentTransactionSeqNum = 0x0002;
1327
1328 priv->site_survey_state = SITE_SURVEY_IDLE;
1329 priv->station_is_associated = 0;
1330
1331 if (!reset_atmel_card(dev))
1332 return -EAGAIN;
1333
1334 if (priv->config_reg_domain) {
1335 priv->reg_domain = priv->config_reg_domain;
1336 atmel_set_mib8(priv, Phy_Mib_Type, PHY_MIB_REG_DOMAIN_POS, priv->reg_domain);
1337 } else {
1338 priv->reg_domain = atmel_get_mib8(priv, Phy_Mib_Type, PHY_MIB_REG_DOMAIN_POS);
1339 for (i = 0; i < ARRAY_SIZE(channel_table); i++)
1340 if (priv->reg_domain == channel_table[i].reg_domain)
1341 break;
1342 if (i == ARRAY_SIZE(channel_table)) {
1343 priv->reg_domain = REG_DOMAIN_MKK1;
1344 printk(KERN_ALERT "%s: failed to get regulatory domain: assuming MKK1.\n", dev->name);
1345 }
1346 }
1347
1348 if ((channel = atmel_validate_channel(priv, priv->channel)))
1349 priv->channel = channel;
1350
1351 /* this moves station_state on.... */
1352 atmel_scan(priv, 1);
1353
1354 atmel_set_gcr(priv->dev, GCR_ENINT); /* enable interrupts */
1355 return 0;
1356 }
1357
1358 static int atmel_close(struct net_device *dev)
1359 {
1360 struct atmel_private *priv = netdev_priv(dev);
1361
1362 /* Send event to userspace that we are disassociating */
1363 if (priv->station_state == STATION_STATE_READY) {
1364 union iwreq_data wrqu;
1365
1366 wrqu.data.length = 0;
1367 wrqu.data.flags = 0;
1368 wrqu.ap_addr.sa_family = ARPHRD_ETHER;
1369 memset(wrqu.ap_addr.sa_data, 0, ETH_ALEN);
1370 wireless_send_event(priv->dev, SIOCGIWAP, &wrqu, NULL);
1371 }
1372
1373 atmel_enter_state(priv, STATION_STATE_DOWN);
1374
1375 if (priv->bus_type == BUS_TYPE_PCCARD)
1376 atmel_write16(dev, GCR, 0x0060);
1377 atmel_write16(dev, GCR, 0x0040);
1378 return 0;
1379 }
1380
1381 static int atmel_validate_channel(struct atmel_private *priv, int channel)
1382 {
1383 /* check that channel is OK, if so return zero,
1384 else return suitable default channel */
1385 int i;
1386
1387 for (i = 0; i < ARRAY_SIZE(channel_table); i++)
1388 if (priv->reg_domain == channel_table[i].reg_domain) {
1389 if (channel >= channel_table[i].min &&
1390 channel <= channel_table[i].max)
1391 return 0;
1392 else
1393 return channel_table[i].min;
1394 }
1395 return 0;
1396 }
1397
1398 static int atmel_proc_output (char *buf, struct atmel_private *priv)
1399 {
1400 int i;
1401 char *p = buf;
1402 char *s, *r, *c;
1403
1404 p += sprintf(p, "Driver version:\t\t%d.%d\n",
1405 DRIVER_MAJOR, DRIVER_MINOR);
1406
1407 if (priv->station_state != STATION_STATE_DOWN) {
1408 p += sprintf(p, "Firmware version:\t%d.%d build %d\n"
1409 "Firmware location:\t",
1410 priv->host_info.major_version,
1411 priv->host_info.minor_version,
1412 priv->host_info.build_version);
1413
1414 if (priv->card_type != CARD_TYPE_EEPROM)
1415 p += sprintf(p, "on card\n");
1416 else if (priv->firmware)
1417 p += sprintf(p, "%s loaded by host\n",
1418 priv->firmware_id);
1419 else
1420 p += sprintf(p, "%s loaded by hotplug\n",
1421 priv->firmware_id);
1422
1423 switch (priv->card_type) {
1424 case CARD_TYPE_PARALLEL_FLASH: c = "Parallel flash"; break;
1425 case CARD_TYPE_SPI_FLASH: c = "SPI flash\n"; break;
1426 case CARD_TYPE_EEPROM: c = "EEPROM"; break;
1427 default: c = "<unknown>";
1428 }
1429
1430 r = "<unknown>";
1431 for (i = 0; i < ARRAY_SIZE(channel_table); i++)
1432 if (priv->reg_domain == channel_table[i].reg_domain)
1433 r = channel_table[i].name;
1434
1435 p += sprintf(p, "MAC memory type:\t%s\n", c);
1436 p += sprintf(p, "Regulatory domain:\t%s\n", r);
1437 p += sprintf(p, "Host CRC checking:\t%s\n",
1438 priv->do_rx_crc ? "On" : "Off");
1439 p += sprintf(p, "WPA-capable firmware:\t%s\n",
1440 priv->use_wpa ? "Yes" : "No");
1441 }
1442
1443 switch(priv->station_state) {
1444 case STATION_STATE_SCANNING: s = "Scanning"; break;
1445 case STATION_STATE_JOINNING: s = "Joining"; break;
1446 case STATION_STATE_AUTHENTICATING: s = "Authenticating"; break;
1447 case STATION_STATE_ASSOCIATING: s = "Associating"; break;
1448 case STATION_STATE_READY: s = "Ready"; break;
1449 case STATION_STATE_REASSOCIATING: s = "Reassociating"; break;
1450 case STATION_STATE_MGMT_ERROR: s = "Management error"; break;
1451 case STATION_STATE_DOWN: s = "Down"; break;
1452 default: s = "<unknown>";
1453 }
1454
1455 p += sprintf(p, "Current state:\t\t%s\n", s);
1456 return p - buf;
1457 }
1458
1459 static int atmel_read_proc(char *page, char **start, off_t off,
1460 int count, int *eof, void *data)
1461 {
1462 struct atmel_private *priv = data;
1463 int len = atmel_proc_output (page, priv);
1464 if (len <= off+count) *eof = 1;
1465 *start = page + off;
1466 len -= off;
1467 if (len>count) len = count;
1468 if (len<0) len = 0;
1469 return len;
1470 }
1471
1472 struct net_device *init_atmel_card(unsigned short irq, unsigned long port,
1473 const AtmelFWType fw_type,
1474 struct device *sys_dev,
1475 int (*card_present)(void *), void *card)
1476 {
1477 struct proc_dir_entry *ent;
1478 struct net_device *dev;
1479 struct atmel_private *priv;
1480 int rc;
1481 DECLARE_MAC_BUF(mac);
1482
1483 /* Create the network device object. */
1484 dev = alloc_etherdev(sizeof(*priv));
1485 if (!dev) {
1486 printk(KERN_ERR "atmel: Couldn't alloc_etherdev\n");
1487 return NULL;
1488 }
1489 if (dev_alloc_name(dev, dev->name) < 0) {
1490 printk(KERN_ERR "atmel: Couldn't get name!\n");
1491 goto err_out_free;
1492 }
1493
1494 priv = netdev_priv(dev);
1495 priv->dev = dev;
1496 priv->sys_dev = sys_dev;
1497 priv->present_callback = card_present;
1498 priv->card = card;
1499 priv->firmware = NULL;
1500 priv->firmware_id[0] = '\0';
1501 priv->firmware_type = fw_type;
1502 if (firmware) /* module parameter */
1503 strcpy(priv->firmware_id, firmware);
1504 priv->bus_type = card_present ? BUS_TYPE_PCCARD : BUS_TYPE_PCI;
1505 priv->station_state = STATION_STATE_DOWN;
1506 priv->do_rx_crc = 0;
1507 /* For PCMCIA cards, some chips need CRC, some don't
1508 so we have to probe. */
1509 if (priv->bus_type == BUS_TYPE_PCCARD) {
1510 priv->probe_crc = 1;
1511 priv->crc_ok_cnt = priv->crc_ko_cnt = 0;
1512 } else
1513 priv->probe_crc = 0;
1514 priv->last_qual = jiffies;
1515 priv->last_beacon_timestamp = 0;
1516 memset(priv->frag_source, 0xff, sizeof(priv->frag_source));
1517 memset(priv->BSSID, 0, 6);
1518 priv->CurrentBSSID[0] = 0xFF; /* Initialize to something invalid.... */
1519 priv->station_was_associated = 0;
1520
1521 priv->last_survey = jiffies;
1522 priv->preamble = LONG_PREAMBLE;
1523 priv->operating_mode = IW_MODE_INFRA;
1524 priv->connect_to_any_BSS = 0;
1525 priv->config_reg_domain = 0;
1526 priv->reg_domain = 0;
1527 priv->tx_rate = 3;
1528 priv->auto_tx_rate = 1;
1529 priv->channel = 4;
1530 priv->power_mode = 0;
1531 priv->SSID[0] = '\0';
1532 priv->SSID_size = 0;
1533 priv->new_SSID_size = 0;
1534 priv->frag_threshold = 2346;
1535 priv->rts_threshold = 2347;
1536 priv->short_retry = 7;
1537 priv->long_retry = 4;
1538
1539 priv->wep_is_on = 0;
1540 priv->default_key = 0;
1541 priv->encryption_level = 0;
1542 priv->exclude_unencrypted = 0;
1543 priv->group_cipher_suite = priv->pairwise_cipher_suite = CIPHER_SUITE_NONE;
1544 priv->use_wpa = 0;
1545 memset(priv->wep_keys, 0, sizeof(priv->wep_keys));
1546 memset(priv->wep_key_len, 0, sizeof(priv->wep_key_len));
1547
1548 priv->default_beacon_period = priv->beacon_period = 100;
1549 priv->listen_interval = 1;
1550
1551 init_timer(&priv->management_timer);
1552 spin_lock_init(&priv->irqlock);
1553 spin_lock_init(&priv->timerlock);
1554 priv->management_timer.function = atmel_management_timer;
1555 priv->management_timer.data = (unsigned long) dev;
1556
1557 dev->open = atmel_open;
1558 dev->stop = atmel_close;
1559 dev->change_mtu = atmel_change_mtu;
1560 dev->set_mac_address = atmel_set_mac_address;
1561 dev->hard_start_xmit = start_tx;
1562 dev->wireless_handlers = (struct iw_handler_def *)&atmel_handler_def;
1563 dev->do_ioctl = atmel_ioctl;
1564 dev->irq = irq;
1565 dev->base_addr = port;
1566
1567 SET_NETDEV_DEV(dev, sys_dev);
1568
1569 if ((rc = request_irq(dev->irq, service_interrupt, IRQF_SHARED, dev->name, dev))) {
1570 printk(KERN_ERR "%s: register interrupt %d failed, rc %d\n", dev->name, irq, rc);
1571 goto err_out_free;
1572 }
1573
1574 if (!request_region(dev->base_addr, 32,
1575 priv->bus_type == BUS_TYPE_PCCARD ? "atmel_cs" : "atmel_pci")) {
1576 goto err_out_irq;
1577 }
1578
1579 if (register_netdev(dev))
1580 goto err_out_res;
1581
1582 if (!probe_atmel_card(dev)){
1583 unregister_netdev(dev);
1584 goto err_out_res;
1585 }
1586
1587 netif_carrier_off(dev);
1588
1589 ent = create_proc_read_entry ("driver/atmel", 0, NULL, atmel_read_proc, priv);
1590 if (!ent)
1591 printk(KERN_WARNING "atmel: unable to create /proc entry.\n");
1592
1593 printk(KERN_INFO "%s: Atmel at76c50x. Version %d.%d. MAC %s\n",
1594 dev->name, DRIVER_MAJOR, DRIVER_MINOR, print_mac(mac, dev->dev_addr));
1595
1596 return dev;
1597
1598 err_out_res:
1599 release_region( dev->base_addr, 32);
1600 err_out_irq:
1601 free_irq(dev->irq, dev);
1602 err_out_free:
1603 free_netdev(dev);
1604 return NULL;
1605 }
1606
1607 EXPORT_SYMBOL(init_atmel_card);
1608
1609 void stop_atmel_card(struct net_device *dev)
1610 {
1611 struct atmel_private *priv = netdev_priv(dev);
1612
1613 /* put a brick on it... */
1614 if (priv->bus_type == BUS_TYPE_PCCARD)
1615 atmel_write16(dev, GCR, 0x0060);
1616 atmel_write16(dev, GCR, 0x0040);
1617
1618 del_timer_sync(&priv->management_timer);
1619 unregister_netdev(dev);
1620 remove_proc_entry("driver/atmel", NULL);
1621 free_irq(dev->irq, dev);
1622 kfree(priv->firmware);
1623 release_region(dev->base_addr, 32);
1624 free_netdev(dev);
1625 }
1626
1627 EXPORT_SYMBOL(stop_atmel_card);
1628
1629 static int atmel_set_essid(struct net_device *dev,
1630 struct iw_request_info *info,
1631 struct iw_point *dwrq,
1632 char *extra)
1633 {
1634 struct atmel_private *priv = netdev_priv(dev);
1635
1636 /* Check if we asked for `any' */
1637 if(dwrq->flags == 0) {
1638 priv->connect_to_any_BSS = 1;
1639 } else {
1640 int index = (dwrq->flags & IW_ENCODE_INDEX) - 1;
1641
1642 priv->connect_to_any_BSS = 0;
1643
1644 /* Check the size of the string */
1645 if (dwrq->length > MAX_SSID_LENGTH)
1646 return -E2BIG;
1647 if (index != 0)
1648 return -EINVAL;
1649
1650 memcpy(priv->new_SSID, extra, dwrq->length);
1651 priv->new_SSID_size = dwrq->length;
1652 }
1653
1654 return -EINPROGRESS;
1655 }
1656
1657 static int atmel_get_essid(struct net_device *dev,
1658 struct iw_request_info *info,
1659 struct iw_point *dwrq,
1660 char *extra)
1661 {
1662 struct atmel_private *priv = netdev_priv(dev);
1663
1664 /* Get the current SSID */
1665 if (priv->new_SSID_size != 0) {
1666 memcpy(extra, priv->new_SSID, priv->new_SSID_size);
1667 dwrq->length = priv->new_SSID_size;
1668 } else {
1669 memcpy(extra, priv->SSID, priv->SSID_size);
1670 dwrq->length = priv->SSID_size;
1671 }
1672
1673 dwrq->flags = !priv->connect_to_any_BSS; /* active */
1674
1675 return 0;
1676 }
1677
1678 static int atmel_get_wap(struct net_device *dev,
1679 struct iw_request_info *info,
1680 struct sockaddr *awrq,
1681 char *extra)
1682 {
1683 struct atmel_private *priv = netdev_priv(dev);
1684 memcpy(awrq->sa_data, priv->CurrentBSSID, 6);
1685 awrq->sa_family = ARPHRD_ETHER;
1686
1687 return 0;
1688 }
1689
1690 static int atmel_set_encode(struct net_device *dev,
1691 struct iw_request_info *info,
1692 struct iw_point *dwrq,
1693 char *extra)
1694 {
1695 struct atmel_private *priv = netdev_priv(dev);
1696
1697 /* Basic checking: do we have a key to set ?
1698 * Note : with the new API, it's impossible to get a NULL pointer.
1699 * Therefore, we need to check a key size == 0 instead.
1700 * New version of iwconfig properly set the IW_ENCODE_NOKEY flag
1701 * when no key is present (only change flags), but older versions
1702 * don't do it. - Jean II */
1703 if (dwrq->length > 0) {
1704 int index = (dwrq->flags & IW_ENCODE_INDEX) - 1;
1705 int current_index = priv->default_key;
1706 /* Check the size of the key */
1707 if (dwrq->length > 13) {
1708 return -EINVAL;
1709 }
1710 /* Check the index (none -> use current) */
1711 if (index < 0 || index >= 4)
1712 index = current_index;
1713 else
1714 priv->default_key = index;
1715 /* Set the length */
1716 if (dwrq->length > 5)
1717 priv->wep_key_len[index] = 13;
1718 else
1719 if (dwrq->length > 0)
1720 priv->wep_key_len[index] = 5;
1721 else
1722 /* Disable the key */
1723 priv->wep_key_len[index] = 0;
1724 /* Check if the key is not marked as invalid */
1725 if (!(dwrq->flags & IW_ENCODE_NOKEY)) {
1726 /* Cleanup */
1727 memset(priv->wep_keys[index], 0, 13);
1728 /* Copy the key in the driver */
1729 memcpy(priv->wep_keys[index], extra, dwrq->length);
1730 }
1731 /* WE specify that if a valid key is set, encryption
1732 * should be enabled (user may turn it off later)
1733 * This is also how "iwconfig ethX key on" works */
1734 if (index == current_index &&
1735 priv->wep_key_len[index] > 0) {
1736 priv->wep_is_on = 1;
1737 priv->exclude_unencrypted = 1;
1738 if (priv->wep_key_len[index] > 5) {
1739 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_128;
1740 priv->encryption_level = 2;
1741 } else {
1742 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_64;
1743 priv->encryption_level = 1;
1744 }
1745 }
1746 } else {
1747 /* Do we want to just set the transmit key index ? */
1748 int index = (dwrq->flags & IW_ENCODE_INDEX) - 1;
1749 if (index >= 0 && index < 4) {
1750 priv->default_key = index;
1751 } else
1752 /* Don't complain if only change the mode */
1753 if (!(dwrq->flags & IW_ENCODE_MODE))
1754 return -EINVAL;
1755 }
1756 /* Read the flags */
1757 if (dwrq->flags & IW_ENCODE_DISABLED) {
1758 priv->wep_is_on = 0;
1759 priv->encryption_level = 0;
1760 priv->pairwise_cipher_suite = CIPHER_SUITE_NONE;
1761 } else {
1762 priv->wep_is_on = 1;
1763 if (priv->wep_key_len[priv->default_key] > 5) {
1764 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_128;
1765 priv->encryption_level = 2;
1766 } else {
1767 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_64;
1768 priv->encryption_level = 1;
1769 }
1770 }
1771 if (dwrq->flags & IW_ENCODE_RESTRICTED)
1772 priv->exclude_unencrypted = 1;
1773 if(dwrq->flags & IW_ENCODE_OPEN)
1774 priv->exclude_unencrypted = 0;
1775
1776 return -EINPROGRESS; /* Call commit handler */
1777 }
1778
1779 static int atmel_get_encode(struct net_device *dev,
1780 struct iw_request_info *info,
1781 struct iw_point *dwrq,
1782 char *extra)
1783 {
1784 struct atmel_private *priv = netdev_priv(dev);
1785 int index = (dwrq->flags & IW_ENCODE_INDEX) - 1;
1786
1787 if (!priv->wep_is_on)
1788 dwrq->flags = IW_ENCODE_DISABLED;
1789 else {
1790 if (priv->exclude_unencrypted)
1791 dwrq->flags = IW_ENCODE_RESTRICTED;
1792 else
1793 dwrq->flags = IW_ENCODE_OPEN;
1794 }
1795 /* Which key do we want ? -1 -> tx index */
1796 if (index < 0 || index >= 4)
1797 index = priv->default_key;
1798 dwrq->flags |= index + 1;
1799 /* Copy the key to the user buffer */
1800 dwrq->length = priv->wep_key_len[index];
1801 if (dwrq->length > 16) {
1802 dwrq->length=0;
1803 } else {
1804 memset(extra, 0, 16);
1805 memcpy(extra, priv->wep_keys[index], dwrq->length);
1806 }
1807
1808 return 0;
1809 }
1810
1811 static int atmel_set_encodeext(struct net_device *dev,
1812 struct iw_request_info *info,
1813 union iwreq_data *wrqu,
1814 char *extra)
1815 {
1816 struct atmel_private *priv = netdev_priv(dev);
1817 struct iw_point *encoding = &wrqu->encoding;
1818 struct iw_encode_ext *ext = (struct iw_encode_ext *)extra;
1819 int idx, key_len, alg = ext->alg, set_key = 1;
1820
1821 /* Determine and validate the key index */
1822 idx = encoding->flags & IW_ENCODE_INDEX;
1823 if (idx) {
1824 if (idx < 1 || idx > WEP_KEYS)
1825 return -EINVAL;
1826 idx--;
1827 } else
1828 idx = priv->default_key;
1829
1830 if (encoding->flags & IW_ENCODE_DISABLED)
1831 alg = IW_ENCODE_ALG_NONE;
1832
1833 if (ext->ext_flags & IW_ENCODE_EXT_SET_TX_KEY) {
1834 priv->default_key = idx;
1835 set_key = ext->key_len > 0 ? 1 : 0;
1836 }
1837
1838 if (set_key) {
1839 /* Set the requested key first */
1840 switch (alg) {
1841 case IW_ENCODE_ALG_NONE:
1842 priv->wep_is_on = 0;
1843 priv->encryption_level = 0;
1844 priv->pairwise_cipher_suite = CIPHER_SUITE_NONE;
1845 break;
1846 case IW_ENCODE_ALG_WEP:
1847 if (ext->key_len > 5) {
1848 priv->wep_key_len[idx] = 13;
1849 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_128;
1850 priv->encryption_level = 2;
1851 } else if (ext->key_len > 0) {
1852 priv->wep_key_len[idx] = 5;
1853 priv->pairwise_cipher_suite = CIPHER_SUITE_WEP_64;
1854 priv->encryption_level = 1;
1855 } else {
1856 return -EINVAL;
1857 }
1858 priv->wep_is_on = 1;
1859 memset(priv->wep_keys[idx], 0, 13);
1860 key_len = min ((int)ext->key_len, priv->wep_key_len[idx]);
1861 memcpy(priv->wep_keys[idx], ext->key, key_len);
1862 break;
1863 default:
1864 return -EINVAL;
1865 }
1866 }
1867
1868 return -EINPROGRESS;
1869 }
1870
1871 static int atmel_get_encodeext(struct net_device *dev,
1872 struct iw_request_info *info,
1873 union iwreq_data *wrqu,
1874 char *extra)
1875 {
1876 struct atmel_private *priv = netdev_priv(dev);
1877 struct iw_point *encoding = &wrqu->encoding;
1878 struct iw_encode_ext *ext = (struct iw_encode_ext *)extra;
1879 int idx, max_key_len;
1880
1881 max_key_len = encoding->length - sizeof(*ext);
1882 if (max_key_len < 0)
1883 return -EINVAL;
1884
1885 idx = encoding->flags & IW_ENCODE_INDEX;
1886 if (idx) {
1887 if (idx < 1 || idx > WEP_KEYS)
1888 return -EINVAL;
1889 idx--;
1890 } else
1891 idx = priv->default_key;
1892
1893 encoding->flags = idx + 1;
1894 memset(ext, 0, sizeof(*ext));
1895
1896 if (!priv->wep_is_on) {
1897 ext->alg = IW_ENCODE_ALG_NONE;
1898 ext->key_len = 0;
1899 encoding->flags |= IW_ENCODE_DISABLED;
1900 } else {
1901 if (priv->encryption_level > 0)
1902 ext->alg = IW_ENCODE_ALG_WEP;
1903 else
1904 return -EINVAL;
1905
1906 ext->key_len = priv->wep_key_len[idx];
1907 memcpy(ext->key, priv->wep_keys[idx], ext->key_len);
1908 encoding->flags |= IW_ENCODE_ENABLED;
1909 }
1910
1911 return 0;
1912 }
1913
1914 static int atmel_set_auth(struct net_device *dev,
1915 struct iw_request_info *info,
1916 union iwreq_data *wrqu, char *extra)
1917 {
1918 struct atmel_private *priv = netdev_priv(dev);
1919 struct iw_param *param = &wrqu->param;
1920
1921 switch (param->flags & IW_AUTH_INDEX) {
1922 case IW_AUTH_WPA_VERSION:
1923 case IW_AUTH_CIPHER_PAIRWISE:
1924 case IW_AUTH_CIPHER_GROUP:
1925 case IW_AUTH_KEY_MGMT:
1926 case IW_AUTH_RX_UNENCRYPTED_EAPOL:
1927 case IW_AUTH_PRIVACY_INVOKED:
1928 /*
1929 * atmel does not use these parameters
1930 */
1931 break;
1932
1933 case IW_AUTH_DROP_UNENCRYPTED:
1934 priv->exclude_unencrypted = param->value ? 1 : 0;
1935 break;
1936
1937 case IW_AUTH_80211_AUTH_ALG: {
1938 if (param->value & IW_AUTH_ALG_SHARED_KEY) {
1939 priv->exclude_unencrypted = 1;
1940 } else if (param->value & IW_AUTH_ALG_OPEN_SYSTEM) {
1941 priv->exclude_unencrypted = 0;
1942 } else
1943 return -EINVAL;
1944 break;
1945 }
1946
1947 case IW_AUTH_WPA_ENABLED:
1948 /* Silently accept disable of WPA */
1949 if (param->value > 0)
1950 return -EOPNOTSUPP;
1951 break;
1952
1953 default:
1954 return -EOPNOTSUPP;
1955 }
1956 return -EINPROGRESS;
1957 }
1958
1959 static int atmel_get_auth(struct net_device *dev,
1960 struct iw_request_info *info,
1961 union iwreq_data *wrqu, char *extra)
1962 {
1963 struct atmel_private *priv = netdev_priv(dev);
1964 struct iw_param *param = &wrqu->param;
1965
1966 switch (param->flags & IW_AUTH_INDEX) {
1967 case IW_AUTH_DROP_UNENCRYPTED:
1968 param->value = priv->exclude_unencrypted;
1969 break;
1970
1971 case IW_AUTH_80211_AUTH_ALG:
1972 if (priv->exclude_unencrypted == 1)
1973 param->value = IW_AUTH_ALG_SHARED_KEY;
1974 else
1975 param->value = IW_AUTH_ALG_OPEN_SYSTEM;
1976 break;
1977
1978 case IW_AUTH_WPA_ENABLED:
1979 param->value = 0;
1980 break;
1981
1982 default:
1983 return -EOPNOTSUPP;
1984 }
1985 return 0;
1986 }
1987
1988
1989 static int atmel_get_name(struct net_device *dev,
1990 struct iw_request_info *info,
1991 char *cwrq,
1992 char *extra)
1993 {
1994 strcpy(cwrq, "IEEE 802.11-DS");
1995 return 0;
1996 }
1997
1998 static int atmel_set_rate(struct net_device *dev,
1999 struct iw_request_info *info,
2000 struct iw_param *vwrq,
2001 char *extra)
2002 {
2003 struct atmel_private *priv = netdev_priv(dev);
2004
2005 if (vwrq->fixed == 0) {
2006 priv->tx_rate = 3;
2007 priv->auto_tx_rate = 1;
2008 } else {
2009 priv->auto_tx_rate = 0;
2010
2011 /* Which type of value ? */
2012 if ((vwrq->value < 4) && (vwrq->value >= 0)) {
2013 /* Setting by rate index */
2014 priv->tx_rate = vwrq->value;
2015 } else {
2016 /* Setting by frequency value */
2017 switch (vwrq->value) {
2018 case 1000000: priv->tx_rate = 0; break;
2019 case 2000000: priv->tx_rate = 1; break;
2020 case 5500000: priv->tx_rate = 2; break;
2021 case 11000000: priv->tx_rate = 3; break;
2022 default: return -EINVAL;
2023 }
2024 }
2025 }
2026
2027 return -EINPROGRESS;
2028 }
2029
2030 static int atmel_set_mode(struct net_device *dev,
2031 struct iw_request_info *info,
2032 __u32 *uwrq,
2033 char *extra)
2034 {
2035 struct atmel_private *priv = netdev_priv(dev);
2036
2037 if (*uwrq != IW_MODE_ADHOC && *uwrq != IW_MODE_INFRA)
2038 return -EINVAL;
2039
2040 priv->operating_mode = *uwrq;
2041 return -EINPROGRESS;
2042 }
2043
2044 static int atmel_get_mode(struct net_device *dev,
2045 struct iw_request_info *info,
2046 __u32 *uwrq,
2047 char *extra)
2048 {
2049 struct atmel_private *priv = netdev_priv(dev);
2050
2051 *uwrq = priv->operating_mode;
2052 return 0;
2053 }
2054
2055 static int atmel_get_rate(struct net_device *dev,
2056 struct iw_request_info *info,
2057 struct iw_param *vwrq,
2058 char *extra)
2059 {
2060 struct atmel_private *priv = netdev_priv(dev);
2061
2062 if (priv->auto_tx_rate) {
2063 vwrq->fixed = 0;
2064 vwrq->value = 11000000;
2065 } else {
2066 vwrq->fixed = 1;
2067 switch(priv->tx_rate) {
2068 case 0: vwrq->value = 1000000; break;
2069 case 1: vwrq->value = 2000000; break;
2070 case 2: vwrq->value = 5500000; break;
2071 case 3: vwrq->value = 11000000; break;
2072 }
2073 }
2074 return 0;
2075 }
2076
2077 static int atmel_set_power(struct net_device *dev,
2078 struct iw_request_info *info,
2079 struct iw_param *vwrq,
2080 char *extra)
2081 {
2082 struct atmel_private *priv = netdev_priv(dev);
2083 priv->power_mode = vwrq->disabled ? 0 : 1;
2084 return -EINPROGRESS;
2085 }
2086
2087 static int atmel_get_power(struct net_device *dev,
2088 struct iw_request_info *info,
2089 struct iw_param *vwrq,
2090 char *extra)
2091 {
2092 struct atmel_private *priv = netdev_priv(dev);
2093 vwrq->disabled = priv->power_mode ? 0 : 1;
2094 vwrq->flags = IW_POWER_ON;
2095 return 0;
2096 }
2097
2098 static int atmel_set_retry(struct net_device *dev,
2099 struct iw_request_info *info,
2100 struct iw_param *vwrq,
2101 char *extra)
2102 {
2103 struct atmel_private *priv = netdev_priv(dev);
2104
2105 if (!vwrq->disabled && (vwrq->flags & IW_RETRY_LIMIT)) {
2106 if (vwrq->flags & IW_RETRY_LONG)
2107 priv->long_retry = vwrq->value;
2108 else if (vwrq->flags & IW_RETRY_SHORT)
2109 priv->short_retry = vwrq->value;
2110 else {
2111 /* No modifier : set both */
2112 priv->long_retry = vwrq->value;
2113 priv->short_retry = vwrq->value;
2114 }
2115 return -EINPROGRESS;
2116 }
2117
2118 return -EINVAL;
2119 }
2120
2121 static int atmel_get_retry(struct net_device *dev,
2122 struct iw_request_info *info,
2123 struct iw_param *vwrq,
2124 char *extra)
2125 {
2126 struct atmel_private *priv = netdev_priv(dev);
2127
2128 vwrq->disabled = 0; /* Can't be disabled */
2129
2130 /* Note : by default, display the short retry number */
2131 if (vwrq->flags & IW_RETRY_LONG) {
2132 vwrq->flags = IW_RETRY_LIMIT | IW_RETRY_LONG;
2133 vwrq->value = priv->long_retry;
2134 } else {
2135 vwrq->flags = IW_RETRY_LIMIT;
2136 vwrq->value = priv->short_retry;
2137 if (priv->long_retry != priv->short_retry)
2138 vwrq->flags |= IW_RETRY_SHORT;
2139 }
2140
2141 return 0;
2142 }
2143
2144 static int atmel_set_rts(struct net_device *dev,
2145 struct iw_request_info *info,
2146 struct iw_param *vwrq,
2147 char *extra)
2148 {
2149 struct atmel_private *priv = netdev_priv(dev);
2150 int rthr = vwrq->value;
2151
2152 if (vwrq->disabled)
2153 rthr = 2347;
2154 if ((rthr < 0) || (rthr > 2347)) {
2155 return -EINVAL;
2156 }
2157 priv->rts_threshold = rthr;
2158
2159 return -EINPROGRESS; /* Call commit handler */
2160 }
2161
2162 static int atmel_get_rts(struct net_device *dev,
2163 struct iw_request_info *info,
2164 struct iw_param *vwrq,
2165 char *extra)
2166 {
2167 struct atmel_private *priv = netdev_priv(dev);
2168
2169 vwrq->value = priv->rts_threshold;
2170 vwrq->disabled = (vwrq->value >= 2347);
2171 vwrq->fixed = 1;
2172
2173 return 0;
2174 }
2175
2176 static int atmel_set_frag(struct net_device *dev,
2177 struct iw_request_info *info,
2178 struct iw_param *vwrq,
2179 char *extra)
2180 {
2181 struct atmel_private *priv = netdev_priv(dev);
2182 int fthr = vwrq->value;
2183
2184 if (vwrq->disabled)
2185 fthr = 2346;
2186 if ((fthr < 256) || (fthr > 2346)) {
2187 return -EINVAL;
2188 }
2189 fthr &= ~0x1; /* Get an even value - is it really needed ??? */
2190 priv->frag_threshold = fthr;
2191
2192 return -EINPROGRESS; /* Call commit handler */
2193 }
2194
2195 static int atmel_get_frag(struct net_device *dev,
2196 struct iw_request_info *info,
2197 struct iw_param *vwrq,
2198 char *extra)
2199 {
2200 struct atmel_private *priv = netdev_priv(dev);
2201
2202 vwrq->value = priv->frag_threshold;
2203 vwrq->disabled = (vwrq->value >= 2346);
2204 vwrq->fixed = 1;
2205
2206 return 0;
2207 }
2208
2209 static const long frequency_list[] = { 2412, 2417, 2422, 2427, 2432, 2437, 2442,
2210 2447, 2452, 2457, 2462, 2467, 2472, 2484 };
2211
2212 static int atmel_set_freq(struct net_device *dev,
2213 struct iw_request_info *info,
2214 struct iw_freq *fwrq,
2215 char *extra)
2216 {
2217 struct atmel_private *priv = netdev_priv(dev);
2218 int rc = -EINPROGRESS; /* Call commit handler */
2219
2220 /* If setting by frequency, convert to a channel */
2221 if ((fwrq->e == 1) &&
2222 (fwrq->m >= (int) 241200000) &&
2223 (fwrq->m <= (int) 248700000)) {
2224 int f = fwrq->m / 100000;
2225 int c = 0;
2226 while ((c < 14) && (f != frequency_list[c]))
2227 c++;
2228 /* Hack to fall through... */
2229 fwrq->e = 0;
2230 fwrq->m = c + 1;
2231 }
2232 /* Setting by channel number */
2233 if ((fwrq->m > 1000) || (fwrq->e > 0))
2234 rc = -EOPNOTSUPP;
2235 else {
2236 int channel = fwrq->m;
2237 if (atmel_validate_channel(priv, channel) == 0) {
2238 priv->channel = channel;
2239 } else {
2240 rc = -EINVAL;
2241 }
2242 }
2243 return rc;
2244 }
2245
2246 static int atmel_get_freq(struct net_device *dev,
2247 struct iw_request_info *info,
2248 struct iw_freq *fwrq,
2249 char *extra)
2250 {
2251 struct atmel_private *priv = netdev_priv(dev);
2252
2253 fwrq->m = priv->channel;
2254 fwrq->e = 0;
2255 return 0;
2256 }
2257
2258 static int atmel_set_scan(struct net_device *dev,
2259 struct iw_request_info *info,
2260 struct iw_param *vwrq,
2261 char *extra)
2262 {
2263 struct atmel_private *priv = netdev_priv(dev);
2264 unsigned long flags;
2265
2266 /* Note : you may have realised that, as this is a SET operation,
2267 * this is privileged and therefore a normal user can't
2268 * perform scanning.
2269 * This is not an error, while the device perform scanning,
2270 * traffic doesn't flow, so it's a perfect DoS...
2271 * Jean II */
2272
2273 if (priv->station_state == STATION_STATE_DOWN)
2274 return -EAGAIN;
2275
2276 /* Timeout old surveys. */
2277 if (time_after(jiffies, priv->last_survey + 20 * HZ))
2278 priv->site_survey_state = SITE_SURVEY_IDLE;
2279 priv->last_survey = jiffies;
2280
2281 /* Initiate a scan command */
2282 if (priv->site_survey_state == SITE_SURVEY_IN_PROGRESS)
2283 return -EBUSY;
2284
2285 del_timer_sync(&priv->management_timer);
2286 spin_lock_irqsave(&priv->irqlock, flags);
2287
2288 priv->site_survey_state = SITE_SURVEY_IN_PROGRESS;
2289 priv->fast_scan = 0;
2290 atmel_scan(priv, 0);
2291 spin_unlock_irqrestore(&priv->irqlock, flags);
2292
2293 return 0;
2294 }
2295
2296 static int atmel_get_scan(struct net_device *dev,
2297 struct iw_request_info *info,
2298 struct iw_point *dwrq,
2299 char *extra)
2300 {
2301 struct atmel_private *priv = netdev_priv(dev);
2302 int i;
2303 char *current_ev = extra;
2304 struct iw_event iwe;
2305
2306 if (priv->site_survey_state != SITE_SURVEY_COMPLETED)
2307 return -EAGAIN;
2308
2309 for (i = 0; i < priv->BSS_list_entries; i++) {
2310 iwe.cmd = SIOCGIWAP;
2311 iwe.u.ap_addr.sa_family = ARPHRD_ETHER;
2312 memcpy(iwe.u.ap_addr.sa_data, priv->BSSinfo[i].BSSID, 6);
2313 current_ev = iwe_stream_add_event(current_ev, extra + IW_SCAN_MAX_DATA, &iwe, IW_EV_ADDR_LEN);
2314
2315 iwe.u.data.length = priv->BSSinfo[i].SSIDsize;
2316 if (iwe.u.data.length > 32)
2317 iwe.u.data.length = 32;
2318 iwe.cmd = SIOCGIWESSID;
2319 iwe.u.data.flags = 1;
2320 current_ev = iwe_stream_add_point(current_ev, extra + IW_SCAN_MAX_DATA, &iwe, priv->BSSinfo[i].SSID);
2321
2322 iwe.cmd = SIOCGIWMODE;
2323 iwe.u.mode = priv->BSSinfo[i].BSStype;
2324 current_ev = iwe_stream_add_event(current_ev, extra + IW_SCAN_MAX_DATA, &iwe, IW_EV_UINT_LEN);
2325
2326 iwe.cmd = SIOCGIWFREQ;
2327 iwe.u.freq.m = priv->BSSinfo[i].channel;
2328 iwe.u.freq.e = 0;
2329 current_ev = iwe_stream_add_event(current_ev, extra + IW_SCAN_MAX_DATA, &iwe, IW_EV_FREQ_LEN);
2330
2331 /* Add quality statistics */
2332 iwe.cmd = IWEVQUAL;
2333 iwe.u.qual.level = priv->BSSinfo[i].RSSI;
2334 iwe.u.qual.qual = iwe.u.qual.level;
2335 /* iwe.u.qual.noise = SOMETHING */
2336 current_ev = iwe_stream_add_event(current_ev, extra + IW_SCAN_MAX_DATA , &iwe, IW_EV_QUAL_LEN);
2337
2338
2339 iwe.cmd = SIOCGIWENCODE;
2340 if (priv->BSSinfo[i].UsingWEP)
2341 iwe.u.data.flags = IW_ENCODE_ENABLED | IW_ENCODE_NOKEY;
2342 else
2343 iwe.u.data.flags = IW_ENCODE_DISABLED;
2344 iwe.u.data.length = 0;
2345 current_ev = iwe_stream_add_point(current_ev, extra + IW_SCAN_MAX_DATA, &iwe, NULL);
2346 }
2347
2348 /* Length of data */
2349 dwrq->length = (current_ev - extra);
2350 dwrq->flags = 0;
2351
2352 return 0;
2353 }
2354
2355 static int atmel_get_range(struct net_device *dev,
2356 struct iw_request_info *info,
2357 struct iw_point *dwrq,
2358 char *extra)
2359 {
2360 struct atmel_private *priv = netdev_priv(dev);
2361 struct iw_range *range = (struct iw_range *) extra;
2362 int k, i, j;
2363
2364 dwrq->length = sizeof(struct iw_range);
2365 memset(range, 0, sizeof(struct iw_range));
2366 range->min_nwid = 0x0000;
2367 range->max_nwid = 0x0000;
2368 range->num_channels = 0;
2369 for (j = 0; j < ARRAY_SIZE(channel_table); j++)
2370 if (priv->reg_domain == channel_table[j].reg_domain) {
2371 range->num_channels = channel_table[j].max - channel_table[j].min + 1;
2372 break;
2373 }
2374 if (range->num_channels != 0) {
2375 for (k = 0, i = channel_table[j].min; i <= channel_table[j].max; i++) {
2376 range->freq[k].i = i; /* List index */
2377 range->freq[k].m = frequency_list[i - 1] * 100000;
2378 range->freq[k++].e = 1; /* Values in table in MHz -> * 10^5 * 10 */
2379 }
2380 range->num_frequency = k;
2381 }
2382
2383 range->max_qual.qual = 100;
2384 range->max_qual.level = 100;
2385 range->max_qual.noise = 0;
2386 range->max_qual.updated = IW_QUAL_NOISE_INVALID;
2387
2388 range->avg_qual.qual = 50;
2389 range->avg_qual.level = 50;
2390 range->avg_qual.noise = 0;
2391 range->avg_qual.updated = IW_QUAL_NOISE_INVALID;
2392
2393 range->sensitivity = 0;
2394
2395 range->bitrate[0] = 1000000;
2396 range->bitrate[1] = 2000000;
2397 range->bitrate[2] = 5500000;
2398 range->bitrate[3] = 11000000;
2399 range->num_bitrates = 4;
2400
2401 range->min_rts = 0;
2402 range->max_rts = 2347;
2403 range->min_frag = 256;
2404 range->max_frag = 2346;
2405
2406 range->encoding_size[0] = 5;
2407 range->encoding_size[1] = 13;
2408 range->num_encoding_sizes = 2;
2409 range->max_encoding_tokens = 4;
2410
2411 range->pmp_flags = IW_POWER_ON;
2412 range->pmt_flags = IW_POWER_ON;
2413 range->pm_capa = 0;
2414
2415 range->we_version_source = WIRELESS_EXT;
2416 range->we_version_compiled = WIRELESS_EXT;
2417 range->retry_capa = IW_RETRY_LIMIT ;
2418 range->retry_flags = IW_RETRY_LIMIT;
2419 range->r_time_flags = 0;
2420 range->min_retry = 1;
2421 range->max_retry = 65535;
2422
2423 return 0;
2424 }
2425
2426 static int atmel_set_wap(struct net_device *dev,
2427 struct iw_request_info *info,
2428 struct sockaddr *awrq,
2429 char *extra)
2430 {
2431 struct atmel_private *priv = netdev_priv(dev);
2432 int i;
2433 static const u8 any[] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
2434 static const u8 off[] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
2435 unsigned long flags;
2436
2437 if (awrq->sa_family != ARPHRD_ETHER)
2438 return -EINVAL;
2439
2440 if (!memcmp(any, awrq->sa_data, 6) ||
2441 !memcmp(off, awrq->sa_data, 6)) {
2442 del_timer_sync(&priv->management_timer);
2443 spin_lock_irqsave(&priv->irqlock, flags);
2444 atmel_scan(priv, 1);
2445 spin_unlock_irqrestore(&priv->irqlock, flags);
2446 return 0;
2447 }
2448
2449 for (i = 0; i < priv->BSS_list_entries; i++) {
2450 if (memcmp(priv->BSSinfo[i].BSSID, awrq->sa_data, 6) == 0) {
2451 if (!priv->wep_is_on && priv->BSSinfo[i].UsingWEP) {
2452 return -EINVAL;
2453 } else if (priv->wep_is_on && !priv->BSSinfo[i].UsingWEP) {
2454 return -EINVAL;
2455 } else {
2456 del_timer_sync(&priv->management_timer);
2457 spin_lock_irqsave(&priv->irqlock, flags);
2458 atmel_join_bss(priv, i);
2459 spin_unlock_irqrestore(&priv->irqlock, flags);
2460 return 0;
2461 }
2462 }
2463 }
2464
2465 return -EINVAL;
2466 }
2467
2468 static int atmel_config_commit(struct net_device *dev,
2469 struct iw_request_info *info, /* NULL */
2470 void *zwrq, /* NULL */
2471 char *extra) /* NULL */
2472 {
2473 return atmel_open(dev);
2474 }
2475
2476 static const iw_handler atmel_handler[] =
2477 {
2478 (iw_handler) atmel_config_commit, /* SIOCSIWCOMMIT */
2479 (iw_handler) atmel_get_name, /* SIOCGIWNAME */
2480 (iw_handler) NULL, /* SIOCSIWNWID */
2481 (iw_handler) NULL, /* SIOCGIWNWID */
2482 (iw_handler) atmel_set_freq, /* SIOCSIWFREQ */
2483 (iw_handler) atmel_get_freq, /* SIOCGIWFREQ */
2484 (iw_handler) atmel_set_mode, /* SIOCSIWMODE */
2485 (iw_handler) atmel_get_mode, /* SIOCGIWMODE */
2486 (iw_handler) NULL, /* SIOCSIWSENS */
2487 (iw_handler) NULL, /* SIOCGIWSENS */
2488 (iw_handler) NULL, /* SIOCSIWRANGE */
2489 (iw_handler) atmel_get_range, /* SIOCGIWRANGE */
2490 (iw_handler) NULL, /* SIOCSIWPRIV */
2491 (iw_handler) NULL, /* SIOCGIWPRIV */
2492 (iw_handler) NULL, /* SIOCSIWSTATS */
2493 (iw_handler) NULL, /* SIOCGIWSTATS */
2494 (iw_handler) NULL, /* SIOCSIWSPY */
2495 (iw_handler) NULL, /* SIOCGIWSPY */
2496 (iw_handler) NULL, /* -- hole -- */
2497 (iw_handler) NULL, /* -- hole -- */
2498 (iw_handler) atmel_set_wap, /* SIOCSIWAP */
2499 (iw_handler) atmel_get_wap, /* SIOCGIWAP */
2500 (iw_handler) NULL, /* -- hole -- */
2501 (iw_handler) NULL, /* SIOCGIWAPLIST */
2502 (iw_handler) atmel_set_scan, /* SIOCSIWSCAN */
2503 (iw_handler) atmel_get_scan, /* SIOCGIWSCAN */
2504 (iw_handler) atmel_set_essid, /* SIOCSIWESSID */
2505 (iw_handler) atmel_get_essid, /* SIOCGIWESSID */
2506 (iw_handler) NULL, /* SIOCSIWNICKN */
2507 (iw_handler) NULL, /* SIOCGIWNICKN */
2508 (iw_handler) NULL, /* -- hole -- */
2509 (iw_handler) NULL, /* -- hole -- */
2510 (iw_handler) atmel_set_rate, /* SIOCSIWRATE */
2511 (iw_handler) atmel_get_rate, /* SIOCGIWRATE */
2512 (iw_handler) atmel_set_rts, /* SIOCSIWRTS */
2513 (iw_handler) atmel_get_rts, /* SIOCGIWRTS */
2514 (iw_handler) atmel_set_frag, /* SIOCSIWFRAG */
2515 (iw_handler) atmel_get_frag, /* SIOCGIWFRAG */
2516 (iw_handler) NULL, /* SIOCSIWTXPOW */
2517 (iw_handler) NULL, /* SIOCGIWTXPOW */
2518 (iw_handler) atmel_set_retry, /* SIOCSIWRETRY */
2519 (iw_handler) atmel_get_retry, /* SIOCGIWRETRY */
2520 (iw_handler) atmel_set_encode, /* SIOCSIWENCODE */
2521 (iw_handler) atmel_get_encode, /* SIOCGIWENCODE */
2522 (iw_handler) atmel_set_power, /* SIOCSIWPOWER */
2523 (iw_handler) atmel_get_power, /* SIOCGIWPOWER */
2524 (iw_handler) NULL, /* -- hole -- */
2525 (iw_handler) NULL, /* -- hole -- */
2526 (iw_handler) NULL, /* SIOCSIWGENIE */
2527 (iw_handler) NULL, /* SIOCGIWGENIE */
2528 (iw_handler) atmel_set_auth, /* SIOCSIWAUTH */
2529 (iw_handler) atmel_get_auth, /* SIOCGIWAUTH */
2530 (iw_handler) atmel_set_encodeext, /* SIOCSIWENCODEEXT */
2531 (iw_handler) atmel_get_encodeext, /* SIOCGIWENCODEEXT */
2532 (iw_handler) NULL, /* SIOCSIWPMKSA */
2533 };
2534
2535 static const iw_handler atmel_private_handler[] =
2536 {
2537 NULL, /* SIOCIWFIRSTPRIV */
2538 };
2539
2540 typedef struct atmel_priv_ioctl {
2541 char id[32];
2542 unsigned char __user *data;
2543 unsigned short len;
2544 } atmel_priv_ioctl;
2545
2546 #define ATMELFWL SIOCIWFIRSTPRIV
2547 #define ATMELIDIFC ATMELFWL + 1
2548 #define ATMELRD ATMELFWL + 2
2549 #define ATMELMAGIC 0x51807
2550 #define REGDOMAINSZ 20
2551
2552 static const struct iw_priv_args atmel_private_args[] = {
2553 {
2554 .cmd = ATMELFWL,
2555 .set_args = IW_PRIV_TYPE_BYTE
2556 | IW_PRIV_SIZE_FIXED
2557 | sizeof (atmel_priv_ioctl),
2558 .get_args = IW_PRIV_TYPE_NONE,
2559 .name = "atmelfwl"
2560 }, {
2561 .cmd = ATMELIDIFC,
2562 .set_args = IW_PRIV_TYPE_NONE,
2563 .get_args = IW_PRIV_TYPE_INT | IW_PRIV_SIZE_FIXED | 1,
2564 .name = "atmelidifc"
2565 }, {
2566 .cmd = ATMELRD,
2567 .set_args = IW_PRIV_TYPE_CHAR | REGDOMAINSZ,
2568 .get_args = IW_PRIV_TYPE_NONE,
2569 .name = "regdomain"
2570 },
2571 };
2572
2573 static const struct iw_handler_def atmel_handler_def =
2574 {
2575 .num_standard = ARRAY_SIZE(atmel_handler),
2576 .num_private = ARRAY_SIZE(atmel_private_handler),
2577 .num_private_args = ARRAY_SIZE(atmel_private_args),
2578 .standard = (iw_handler *) atmel_handler,
2579 .private = (iw_handler *) atmel_private_handler,
2580 .private_args = (struct iw_priv_args *) atmel_private_args,
2581 .get_wireless_stats = atmel_get_wireless_stats
2582 };
2583
2584 static int atmel_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2585 {
2586 int i, rc = 0;
2587 struct atmel_private *priv = netdev_priv(dev);
2588 atmel_priv_ioctl com;
2589 struct iwreq *wrq = (struct iwreq *) rq;
2590 unsigned char *new_firmware;
2591 char domain[REGDOMAINSZ + 1];
2592
2593 switch (cmd) {
2594 case ATMELIDIFC:
2595 wrq->u.param.value = ATMELMAGIC;
2596 break;
2597
2598 case ATMELFWL:
2599 if (copy_from_user(&com, rq->ifr_data, sizeof(com))) {
2600 rc = -EFAULT;
2601 break;
2602 }
2603
2604 if (!capable(CAP_NET_ADMIN)) {
2605 rc = -EPERM;
2606 break;
2607 }
2608
2609 if (!(new_firmware = kmalloc(com.len, GFP_KERNEL))) {
2610 rc = -ENOMEM;
2611 break;
2612 }
2613
2614 if (copy_from_user(new_firmware, com.data, com.len)) {
2615 kfree(new_firmware);
2616 rc = -EFAULT;
2617 break;
2618 }
2619
2620 kfree(priv->firmware);
2621
2622 priv->firmware = new_firmware;
2623 priv->firmware_length = com.len;
2624 strncpy(priv->firmware_id, com.id, 31);
2625 priv->firmware_id[31] = '\0';
2626 break;
2627
2628 case ATMELRD:
2629 if (copy_from_user(domain, rq->ifr_data, REGDOMAINSZ)) {
2630 rc = -EFAULT;
2631 break;
2632 }
2633
2634 if (!capable(CAP_NET_ADMIN)) {
2635 rc = -EPERM;
2636 break;
2637 }
2638
2639 domain[REGDOMAINSZ] = 0;
2640 rc = -EINVAL;
2641 for (i = 0; i < ARRAY_SIZE(channel_table); i++) {
2642 /* strcasecmp doesn't exist in the library */
2643 char *a = channel_table[i].name;
2644 char *b = domain;
2645 while (*a) {
2646 char c1 = *a++;
2647 char c2 = *b++;
2648 if (tolower(c1) != tolower(c2))
2649 break;
2650 }
2651 if (!*a && !*b) {
2652 priv->config_reg_domain = channel_table[i].reg_domain;
2653 rc = 0;
2654 }
2655 }
2656
2657 if (rc == 0 && priv->station_state != STATION_STATE_DOWN)
2658 rc = atmel_open(dev);
2659 break;
2660
2661 default:
2662 rc = -EOPNOTSUPP;
2663 }
2664
2665 return rc;
2666 }
2667
2668 struct auth_body {
2669 __le16 alg;
2670 __le16 trans_seq;
2671 __le16 status;
2672 u8 el_id;
2673 u8 chall_text_len;
2674 u8 chall_text[253];
2675 };
2676
2677 static void atmel_enter_state(struct atmel_private *priv, int new_state)
2678 {
2679 int old_state = priv->station_state;
2680
2681 if (new_state == old_state)
2682 return;
2683
2684 priv->station_state = new_state;
2685
2686 if (new_state == STATION_STATE_READY) {
2687 netif_start_queue(priv->dev);
2688 netif_carrier_on(priv->dev);
2689 }
2690
2691 if (old_state == STATION_STATE_READY) {
2692 netif_carrier_off(priv->dev);
2693 if (netif_running(priv->dev))
2694 netif_stop_queue(priv->dev);
2695 priv->last_beacon_timestamp = 0;
2696 }
2697 }
2698
2699 static void atmel_scan(struct atmel_private *priv, int specific_ssid)
2700 {
2701 struct {
2702 u8 BSSID[6];
2703 u8 SSID[MAX_SSID_LENGTH];
2704 u8 scan_type;
2705 u8 channel;
2706 __le16 BSS_type;
2707 __le16 min_channel_time;
2708 __le16 max_channel_time;
2709 u8 options;
2710 u8 SSID_size;
2711 } cmd;
2712
2713 memset(cmd.BSSID, 0xff, 6);
2714
2715 if (priv->fast_scan) {
2716 cmd.SSID_size = priv->SSID_size;
2717 memcpy(cmd.SSID, priv->SSID, priv->SSID_size);
2718 cmd.min_channel_time = cpu_to_le16(10);
2719 cmd.max_channel_time = cpu_to_le16(50);
2720 } else {
2721 priv->BSS_list_entries = 0;
2722 cmd.SSID_size = 0;
2723 cmd.min_channel_time = cpu_to_le16(10);
2724 cmd.max_channel_time = cpu_to_le16(120);
2725 }
2726
2727 cmd.options = 0;
2728
2729 if (!specific_ssid)
2730 cmd.options |= SCAN_OPTIONS_SITE_SURVEY;
2731
2732 cmd.channel = (priv->channel & 0x7f);
2733 cmd.scan_type = SCAN_TYPE_ACTIVE;
2734 cmd.BSS_type = cpu_to_le16(priv->operating_mode == IW_MODE_ADHOC ?
2735 BSS_TYPE_AD_HOC : BSS_TYPE_INFRASTRUCTURE);
2736
2737 atmel_send_command(priv, CMD_Scan, &cmd, sizeof(cmd));
2738
2739 /* This must come after all hardware access to avoid being messed up
2740 by stuff happening in interrupt context after we leave STATE_DOWN */
2741 atmel_enter_state(priv, STATION_STATE_SCANNING);
2742 }
2743
2744 static void join(struct atmel_private *priv, int type)
2745 {
2746 struct {
2747 u8 BSSID[6];
2748 u8 SSID[MAX_SSID_LENGTH];
2749 u8 BSS_type; /* this is a short in a scan command - weird */
2750 u8 channel;
2751 __le16 timeout;
2752 u8 SSID_size;
2753 u8 reserved;
2754 } cmd;
2755
2756 cmd.SSID_size = priv->SSID_size;
2757 memcpy(cmd.SSID, priv->SSID, priv->SSID_size);
2758 memcpy(cmd.BSSID, priv->CurrentBSSID, 6);
2759 cmd.channel = (priv->channel & 0x7f);
2760 cmd.BSS_type = type;
2761 cmd.timeout = cpu_to_le16(2000);
2762
2763 atmel_send_command(priv, CMD_Join, &cmd, sizeof(cmd));
2764 }
2765
2766 static void start(struct atmel_private *priv, int type)
2767 {
2768 struct {
2769 u8 BSSID[6];
2770 u8 SSID[MAX_SSID_LENGTH];
2771 u8 BSS_type;
2772 u8 channel;
2773 u8 SSID_size;
2774 u8 reserved[3];
2775 } cmd;
2776
2777 cmd.SSID_size = priv->SSID_size;
2778 memcpy(cmd.SSID, priv->SSID, priv->SSID_size);
2779 memcpy(cmd.BSSID, priv->BSSID, 6);
2780 cmd.BSS_type = type;
2781 cmd.channel = (priv->channel & 0x7f);
2782
2783 atmel_send_command(priv, CMD_Start, &cmd, sizeof(cmd));
2784 }
2785
2786 static void handle_beacon_probe(struct atmel_private *priv, u16 capability,
2787 u8 channel)
2788 {
2789 int rejoin = 0;
2790 int new = capability & MFIE_TYPE_POWER_CONSTRAINT ?
2791 SHORT_PREAMBLE : LONG_PREAMBLE;
2792
2793 if (priv->preamble != new) {
2794 priv->preamble = new;
2795 rejoin = 1;
2796 atmel_set_mib8(priv, Local_Mib_Type, LOCAL_MIB_PREAMBLE_TYPE, new);
2797 }
2798
2799 if (priv->channel != channel) {
2800 priv->channel = channel;
2801 rejoin = 1;
2802 atmel_set_mib8(priv, Phy_Mib_Type, PHY_MIB_CHANNEL_POS, channel);
2803 }
2804
2805 if (rejoin) {
2806 priv->station_is_associated = 0;
2807 atmel_enter_state(priv, STATION_STATE_JOINNING);
2808
2809 if (priv->operating_mode == IW_MODE_INFRA)
2810 join(priv, BSS_TYPE_INFRASTRUCTURE);
2811 else
2812 join(priv, BSS_TYPE_AD_HOC);
2813 }
2814 }
2815
2816 static void send_authentication_request(struct atmel_private *priv, u16 system,
2817 u8 *challenge, int challenge_len)
2818 {
2819 struct ieee80211_hdr_4addr header;
2820 struct auth_body auth;
2821
2822 header.frame_ctl = cpu_to_le16(IEEE80211_FTYPE_MGMT | IEEE80211_STYPE_AUTH);
2823 header.duration_id = cpu_to_le16(0x8000);
2824 header.seq_ctl = 0;
2825 memcpy(header.addr1, priv->CurrentBSSID, 6);
2826 memcpy(header.addr2, priv->dev->dev_addr, 6);
2827 memcpy(header.addr3, priv->CurrentBSSID, 6);
2828
2829 if (priv->wep_is_on && priv->CurrentAuthentTransactionSeqNum != 1)
2830 /* no WEP for authentication frames with TrSeqNo 1 */
2831 header.frame_ctl |= cpu_to_le16(IEEE80211_FCTL_PROTECTED);
2832
2833 auth.alg = cpu_to_le16(system);
2834
2835 auth.status = 0;
2836 auth.trans_seq = cpu_to_le16(priv->CurrentAuthentTransactionSeqNum);
2837 priv->ExpectedAuthentTransactionSeqNum = priv->CurrentAuthentTransactionSeqNum+1;
2838 priv->CurrentAuthentTransactionSeqNum += 2;
2839
2840 if (challenge_len != 0) {
2841 auth.el_id = 16; /* challenge_text */
2842 auth.chall_text_len = challenge_len;
2843 memcpy(auth.chall_text, challenge, challenge_len);
2844 atmel_transmit_management_frame(priv, &header, (u8 *)&auth, 8 + challenge_len);
2845 } else {
2846 atmel_transmit_management_frame(priv, &header, (u8 *)&auth, 6);
2847 }
2848 }
2849
2850 static void send_association_request(struct atmel_private *priv, int is_reassoc)
2851 {
2852 u8 *ssid_el_p;
2853 int bodysize;
2854 struct ieee80211_hdr_4addr header;
2855 struct ass_req_format {
2856 __le16 capability;
2857 __le16 listen_interval;
2858 u8 ap[6]; /* nothing after here directly accessible */
2859 u8 ssid_el_id;
2860 u8 ssid_len;
2861 u8 ssid[MAX_SSID_LENGTH];
2862 u8 sup_rates_el_id;
2863 u8 sup_rates_len;
2864 u8 rates[4];
2865 } body;
2866
2867 header.frame_ctl = cpu_to_le16(IEEE80211_FTYPE_MGMT |
2868 (is_reassoc ? IEEE80211_STYPE_REASSOC_REQ : IEEE80211_STYPE_ASSOC_REQ));
2869 header.duration_id = cpu_to_le16(0x8000);
2870 header.seq_ctl = 0;
2871
2872 memcpy(header.addr1, priv->CurrentBSSID, 6);
2873 memcpy(header.addr2, priv->dev->dev_addr, 6);
2874 memcpy(header.addr3, priv->CurrentBSSID, 6);
2875
2876 body.capability = cpu_to_le16(WLAN_CAPABILITY_ESS);
2877 if (priv->wep_is_on)
2878 body.capability |= cpu_to_le16(WLAN_CAPABILITY_PRIVACY);
2879 if (priv->preamble == SHORT_PREAMBLE)
2880 body.capability |= cpu_to_le16(MFIE_TYPE_POWER_CONSTRAINT);
2881
2882 body.listen_interval = cpu_to_le16(priv->listen_interval * priv->beacon_period);
2883
2884 /* current AP address - only in reassoc frame */
2885 if (is_reassoc) {
2886 memcpy(body.ap, priv->CurrentBSSID, 6);
2887 ssid_el_p = (u8 *)&body.ssid_el_id;
2888 bodysize = 18 + priv->SSID_size;
2889 } else {
2890 ssid_el_p = (u8 *)&body.ap[0];
2891 bodysize = 12 + priv->SSID_size;
2892 }
2893
2894 ssid_el_p[0] = MFIE_TYPE_SSID;
2895 ssid_el_p[1] = priv->SSID_size;
2896 memcpy(ssid_el_p + 2, priv->SSID, priv->SSID_size);
2897 ssid_el_p[2 + priv->SSID_size] = MFIE_TYPE_RATES;
2898 ssid_el_p[3 + priv->SSID_size] = 4; /* len of suported rates */
2899 memcpy(ssid_el_p + 4 + priv->SSID_size, atmel_basic_rates, 4);
2900
2901 atmel_transmit_management_frame(priv, &header, (void *)&body, bodysize);
2902 }
2903
2904 static int is_frame_from_current_bss(struct atmel_private *priv,
2905 struct ieee80211_hdr_4addr *header)
2906 {
2907 if (le16_to_cpu(header->frame_ctl) & IEEE80211_FCTL_FROMDS)
2908 return memcmp(header->addr3, priv->CurrentBSSID, 6) == 0;
2909 else
2910 return memcmp(header->addr2, priv->CurrentBSSID, 6) == 0;
2911 }
2912
2913 static int retrieve_bss(struct atmel_private *priv)
2914 {
2915 int i;
2916 int max_rssi = -128;
2917 int max_index = -1;
2918
2919 if (priv->BSS_list_entries == 0)
2920 return -1;
2921
2922 if (priv->connect_to_any_BSS) {
2923 /* Select a BSS with the max-RSSI but of the same type and of
2924 the same WEP mode and that it is not marked as 'bad' (i.e.
2925 we had previously failed to connect to this BSS with the
2926 settings that we currently use) */
2927 priv->current_BSS = 0;
2928 for (i = 0; i < priv->BSS_list_entries; i++) {
2929 if (priv->operating_mode == priv->BSSinfo[i].BSStype &&
2930 ((!priv->wep_is_on && !priv->BSSinfo[i].UsingWEP) ||
2931 (priv->wep_is_on && priv->BSSinfo[i].UsingWEP)) &&
2932 !(priv->BSSinfo[i].channel & 0x80)) {
2933 max_rssi = priv->BSSinfo[i].RSSI;
2934 priv->current_BSS = max_index = i;
2935 }
2936 }
2937 return max_index;
2938 }
2939
2940 for (i = 0; i < priv->BSS_list_entries; i++) {
2941 if (priv->SSID_size == priv->BSSinfo[i].SSIDsize &&
2942 memcmp(priv->SSID, priv->BSSinfo[i].SSID, priv->SSID_size) == 0 &&
2943 priv->operating_mode == priv->BSSinfo[i].BSStype &&
2944 atmel_validate_channel(priv, priv->BSSinfo[i].channel) == 0) {
2945 if (priv->BSSinfo[i].RSSI >= max_rssi) {
2946 max_rssi = priv->BSSinfo[i].RSSI;
2947 max_index = i;
2948 }
2949 }
2950 }
2951 return max_index;
2952 }
2953
2954 static void store_bss_info(struct atmel_private *priv,
2955 struct ieee80211_hdr_4addr *header, u16 capability,
2956 u16 beacon_period, u8 channel, u8 rssi, u8 ssid_len,
2957 u8 *ssid, int is_beacon)
2958 {
2959 u8 *bss = capability & WLAN_CAPABILITY_ESS ? header->addr2 : header->addr3;
2960 int i, index;
2961
2962 for (index = -1, i = 0; i < priv->BSS_list_entries; i++)
2963 if (memcmp(bss, priv->BSSinfo[i].BSSID, 6) == 0)
2964 index = i;
2965
2966 /* If we process a probe and an entry from this BSS exists
2967 we will update the BSS entry with the info from this BSS.
2968 If we process a beacon we will only update RSSI */
2969
2970 if (index == -1) {
2971 if (priv->BSS_list_entries == MAX_BSS_ENTRIES)
2972 return;
2973 index = priv->BSS_list_entries++;
2974 memcpy(priv->BSSinfo[index].BSSID, bss, 6);
2975 priv->BSSinfo[index].RSSI = rssi;
2976 } else {
2977 if (rssi > priv->BSSinfo[index].RSSI)
2978 priv->BSSinfo[index].RSSI = rssi;
2979 if (is_beacon)
2980 return;
2981 }
2982
2983 priv->BSSinfo[index].channel = channel;
2984 priv->BSSinfo[index].beacon_period = beacon_period;
2985 priv->BSSinfo[index].UsingWEP = capability & WLAN_CAPABILITY_PRIVACY;
2986 memcpy(priv->BSSinfo[index].SSID, ssid, ssid_len);
2987 priv->BSSinfo[index].SSIDsize = ssid_len;
2988
2989 if (capability & WLAN_CAPABILITY_IBSS)
2990 priv->BSSinfo[index].BSStype = IW_MODE_ADHOC;
2991 else if (capability & WLAN_CAPABILITY_ESS)
2992 priv->BSSinfo[index].BSStype =IW_MODE_INFRA;
2993
2994 priv->BSSinfo[index].preamble = capability & MFIE_TYPE_POWER_CONSTRAINT ?
2995 SHORT_PREAMBLE : LONG_PREAMBLE;
2996 }
2997
2998 static void authenticate(struct atmel_private *priv, u16 frame_len)
2999 {
3000 struct auth_body *auth = (struct auth_body *)priv->rx_buf;
3001 u16 status = le16_to_cpu(auth->status);
3002 u16 trans_seq_no = le16_to_cpu(auth->trans_seq);
3003 u16 system = le16_to_cpu(auth->alg);
3004
3005 if (status == WLAN_STATUS_SUCCESS && !priv->wep_is_on) {
3006 /* no WEP */
3007 if (priv->station_was_associated) {
3008 atmel_enter_state(priv, STATION_STATE_REASSOCIATING);
3009 send_association_request(priv, 1);
3010 return;
3011 } else {
3012 atmel_enter_state(priv, STATION_STATE_ASSOCIATING);
3013 send_association_request(priv, 0);
3014 return;
3015 }
3016 }
3017
3018 if (status == WLAN_STATUS_SUCCESS && priv->wep_is_on) {
3019 int should_associate = 0;
3020 /* WEP */
3021 if (trans_seq_no != priv->ExpectedAuthentTransactionSeqNum)
3022 return;
3023
3024 if (system == WLAN_AUTH_OPEN) {
3025 if (trans_seq_no == 0x0002) {
3026 should_associate = 1;
3027 }
3028 } else if (system == WLAN_AUTH_SHARED_KEY) {
3029 if (trans_seq_no == 0x0002 &&
3030 auth->el_id == MFIE_TYPE_CHALLENGE) {
3031 send_authentication_request(priv, system, auth->chall_text, auth->chall_text_len);
3032 return;
3033 } else if (trans_seq_no == 0x0004) {
3034 should_associate = 1;
3035 }
3036 }
3037
3038 if (should_associate) {
3039 if(priv->station_was_associated) {
3040 atmel_enter_state(priv, STATION_STATE_REASSOCIATING);
3041 send_association_request(priv, 1);
3042 return;
3043 } else {
3044 atmel_enter_state(priv, STATION_STATE_ASSOCIATING);
3045 send_association_request(priv, 0);
3046 return;
3047 }
3048 }
3049 }
3050
3051 if (status == WLAN_STATUS_NOT_SUPPORTED_AUTH_ALG) {
3052 /* Do opensystem first, then try sharedkey */
3053 if (system == WLAN_AUTH_OPEN) {
3054 priv->CurrentAuthentTransactionSeqNum = 0x001;
3055 priv->exclude_unencrypted = 1;
3056 send_authentication_request(priv, WLAN_AUTH_SHARED_KEY, NULL, 0);
3057 return;
3058 } else if (priv->connect_to_any_BSS) {
3059 int bss_index;
3060
3061 priv->BSSinfo[(int)(priv->current_BSS)].channel |= 0x80;
3062
3063 if ((bss_index = retrieve_bss(priv)) != -1) {
3064 atmel_join_bss(priv, bss_index);
3065 return;
3066 }
3067 }
3068 }
3069
3070 priv->AuthenticationRequestRetryCnt = 0;
3071 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3072 priv->station_is_associated = 0;
3073 }
3074
3075 static void associate(struct atmel_private *priv, u16 frame_len, u16 subtype)
3076 {
3077 struct ass_resp_format {
3078 __le16 capability;
3079 __le16 status;
3080 __le16 ass_id;
3081 u8 el_id;
3082 u8 length;
3083 u8 rates[4];
3084 } *ass_resp = (struct ass_resp_format *)priv->rx_buf;
3085
3086 u16 status = le16_to_cpu(ass_resp->status);
3087 u16 ass_id = le16_to_cpu(ass_resp->ass_id);
3088 u16 rates_len = ass_resp->length > 4 ? 4 : ass_resp->length;
3089
3090 union iwreq_data wrqu;
3091
3092 if (frame_len < 8 + rates_len)
3093 return;
3094
3095 if (status == WLAN_STATUS_SUCCESS) {
3096 if (subtype == IEEE80211_STYPE_ASSOC_RESP)
3097 priv->AssociationRequestRetryCnt = 0;
3098 else
3099 priv->ReAssociationRequestRetryCnt = 0;
3100
3101 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type,
3102 MAC_MGMT_MIB_STATION_ID_POS, ass_id & 0x3fff);
3103 atmel_set_mib(priv, Phy_Mib_Type,
3104 PHY_MIB_RATE_SET_POS, ass_resp->rates, rates_len);
3105 if (priv->power_mode == 0) {
3106 priv->listen_interval = 1;
3107 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type,
3108 MAC_MGMT_MIB_PS_MODE_POS, ACTIVE_MODE);
3109 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type,
3110 MAC_MGMT_MIB_LISTEN_INTERVAL_POS, 1);
3111 } else {
3112 priv->listen_interval = 2;
3113 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type,
3114 MAC_MGMT_MIB_PS_MODE_POS, PS_MODE);
3115 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type,
3116 MAC_MGMT_MIB_LISTEN_INTERVAL_POS, 2);
3117 }
3118
3119 priv->station_is_associated = 1;
3120 priv->station_was_associated = 1;
3121 atmel_enter_state(priv, STATION_STATE_READY);
3122
3123 /* Send association event to userspace */
3124 wrqu.data.length = 0;
3125 wrqu.data.flags = 0;
3126 memcpy(wrqu.ap_addr.sa_data, priv->CurrentBSSID, ETH_ALEN);
3127 wrqu.ap_addr.sa_family = ARPHRD_ETHER;
3128 wireless_send_event(priv->dev, SIOCGIWAP, &wrqu, NULL);
3129
3130 return;
3131 }
3132
3133 if (subtype == IEEE80211_STYPE_ASSOC_RESP &&
3134 status != WLAN_STATUS_ASSOC_DENIED_RATES &&
3135 status != WLAN_STATUS_CAPS_UNSUPPORTED &&
3136 priv->AssociationRequestRetryCnt < MAX_ASSOCIATION_RETRIES) {
3137 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3138 priv->AssociationRequestRetryCnt++;
3139 send_association_request(priv, 0);
3140 return;
3141 }
3142
3143 if (subtype == IEEE80211_STYPE_REASSOC_RESP &&
3144 status != WLAN_STATUS_ASSOC_DENIED_RATES &&
3145 status != WLAN_STATUS_CAPS_UNSUPPORTED &&
3146 priv->AssociationRequestRetryCnt < MAX_ASSOCIATION_RETRIES) {
3147 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3148 priv->ReAssociationRequestRetryCnt++;
3149 send_association_request(priv, 1);
3150 return;
3151 }
3152
3153 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3154 priv->station_is_associated = 0;
3155
3156 if (priv->connect_to_any_BSS) {
3157 int bss_index;
3158 priv->BSSinfo[(int)(priv->current_BSS)].channel |= 0x80;
3159
3160 if ((bss_index = retrieve_bss(priv)) != -1)
3161 atmel_join_bss(priv, bss_index);
3162 }
3163 }
3164
3165 void atmel_join_bss(struct atmel_private *priv, int bss_index)
3166 {
3167 struct bss_info *bss = &priv->BSSinfo[bss_index];
3168
3169 memcpy(priv->CurrentBSSID, bss->BSSID, 6);
3170 memcpy(priv->SSID, bss->SSID, priv->SSID_size = bss->SSIDsize);
3171
3172 /* The WPA stuff cares about the current AP address */
3173 if (priv->use_wpa)
3174 build_wpa_mib(priv);
3175
3176 /* When switching to AdHoc turn OFF Power Save if needed */
3177
3178 if (bss->BSStype == IW_MODE_ADHOC &&
3179 priv->operating_mode != IW_MODE_ADHOC &&
3180 priv->power_mode) {
3181 priv->power_mode = 0;
3182 priv->listen_interval = 1;
3183 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type,
3184 MAC_MGMT_MIB_PS_MODE_POS, ACTIVE_MODE);
3185 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type,
3186 MAC_MGMT_MIB_LISTEN_INTERVAL_POS, 1);
3187 }
3188
3189 priv->operating_mode = bss->BSStype;
3190 priv->channel = bss->channel & 0x7f;
3191 priv->beacon_period = bss->beacon_period;
3192
3193 if (priv->preamble != bss->preamble) {
3194 priv->preamble = bss->preamble;
3195 atmel_set_mib8(priv, Local_Mib_Type,
3196 LOCAL_MIB_PREAMBLE_TYPE, bss->preamble);
3197 }
3198
3199 if (!priv->wep_is_on && bss->UsingWEP) {
3200 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3201 priv->station_is_associated = 0;
3202 return;
3203 }
3204
3205 if (priv->wep_is_on && !bss->UsingWEP) {
3206 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3207 priv->station_is_associated = 0;
3208 return;
3209 }
3210
3211 atmel_enter_state(priv, STATION_STATE_JOINNING);
3212
3213 if (priv->operating_mode == IW_MODE_INFRA)
3214 join(priv, BSS_TYPE_INFRASTRUCTURE);
3215 else
3216 join(priv, BSS_TYPE_AD_HOC);
3217 }
3218
3219 static void restart_search(struct atmel_private *priv)
3220 {
3221 int bss_index;
3222
3223 if (!priv->connect_to_any_BSS) {
3224 atmel_scan(priv, 1);
3225 } else {
3226 priv->BSSinfo[(int)(priv->current_BSS)].channel |= 0x80;
3227
3228 if ((bss_index = retrieve_bss(priv)) != -1)
3229 atmel_join_bss(priv, bss_index);
3230 else
3231 atmel_scan(priv, 0);
3232 }
3233 }
3234
3235 static void smooth_rssi(struct atmel_private *priv, u8 rssi)
3236 {
3237 u8 old = priv->wstats.qual.level;
3238 u8 max_rssi = 42; /* 502-rmfd-revd max by experiment, default for now */
3239
3240 switch (priv->firmware_type) {
3241 case ATMEL_FW_TYPE_502E:
3242 max_rssi = 63; /* 502-rmfd-reve max by experiment */
3243 break;
3244 default:
3245 break;
3246 }
3247
3248 rssi = rssi * 100 / max_rssi;
3249 if ((rssi + old) % 2)
3250 priv->wstats.qual.level = (rssi + old) / 2 + 1;
3251 else
3252 priv->wstats.qual.level = (rssi + old) / 2;
3253 priv->wstats.qual.updated |= IW_QUAL_LEVEL_UPDATED;
3254 priv->wstats.qual.updated &= ~IW_QUAL_LEVEL_INVALID;
3255 }
3256
3257 static void atmel_smooth_qual(struct atmel_private *priv)
3258 {
3259 unsigned long time_diff = (jiffies - priv->last_qual) / HZ;
3260 while (time_diff--) {
3261 priv->last_qual += HZ;
3262 priv->wstats.qual.qual = priv->wstats.qual.qual / 2;
3263 priv->wstats.qual.qual +=
3264 priv->beacons_this_sec * priv->beacon_period * (priv->wstats.qual.level + 100) / 4000;
3265 priv->beacons_this_sec = 0;
3266 }
3267 priv->wstats.qual.updated |= IW_QUAL_QUAL_UPDATED;
3268 priv->wstats.qual.updated &= ~IW_QUAL_QUAL_INVALID;
3269 }
3270
3271 /* deals with incoming managment frames. */
3272 static void atmel_management_frame(struct atmel_private *priv,
3273 struct ieee80211_hdr_4addr *header,
3274 u16 frame_len, u8 rssi)
3275 {
3276 u16 subtype;
3277
3278 subtype = le16_to_cpu(header->frame_ctl) & IEEE80211_FCTL_STYPE;
3279 switch (subtype) {
3280 case IEEE80211_STYPE_BEACON:
3281 case IEEE80211_STYPE_PROBE_RESP:
3282
3283 /* beacon frame has multiple variable-length fields -
3284 never let an engineer loose with a data structure design. */
3285 {
3286 struct beacon_format {
3287 __le64 timestamp;
3288 __le16 interval;
3289 __le16 capability;
3290 u8 ssid_el_id;
3291 u8 ssid_length;
3292 /* ssid here */
3293 u8 rates_el_id;
3294 u8 rates_length;
3295 /* rates here */
3296 u8 ds_el_id;
3297 u8 ds_length;
3298 /* ds here */
3299 } *beacon = (struct beacon_format *)priv->rx_buf;
3300
3301 u8 channel, rates_length, ssid_length;
3302 u64 timestamp = le64_to_cpu(beacon->timestamp);
3303 u16 beacon_interval = le16_to_cpu(beacon->interval);
3304 u16 capability = le16_to_cpu(beacon->capability);
3305 u8 *beaconp = priv->rx_buf;
3306 ssid_length = beacon->ssid_length;
3307 /* this blows chunks. */
3308 if (frame_len < 14 || frame_len < ssid_length + 15)
3309 return;
3310 rates_length = beaconp[beacon->ssid_length + 15];
3311 if (frame_len < ssid_length + rates_length + 18)
3312 return;
3313 if (ssid_length > MAX_SSID_LENGTH)
3314 return;
3315 channel = beaconp[ssid_length + rates_length + 18];
3316
3317 if (priv->station_state == STATION_STATE_READY) {
3318 smooth_rssi(priv, rssi);
3319 if (is_frame_from_current_bss(priv, header)) {
3320 priv->beacons_this_sec++;
3321 atmel_smooth_qual(priv);
3322 if (priv->last_beacon_timestamp) {
3323 /* Note truncate this to 32 bits - kernel can't divide a long long */
3324 u32 beacon_delay = timestamp - priv->last_beacon_timestamp;
3325 int beacons = beacon_delay / (beacon_interval * 1000);
3326 if (beacons > 1)
3327 priv->wstats.miss.beacon += beacons - 1;
3328 }
3329 priv->last_beacon_timestamp = timestamp;
3330 handle_beacon_probe(priv, capability, channel);
3331 }
3332 }
3333
3334 if (priv->station_state == STATION_STATE_SCANNING)
3335 store_bss_info(priv, header, capability,
3336 beacon_interval, channel, rssi,
3337 ssid_length,
3338 &beacon->rates_el_id,
3339 subtype == IEEE80211_STYPE_BEACON);
3340 }
3341 break;
3342
3343 case IEEE80211_STYPE_AUTH:
3344
3345 if (priv->station_state == STATION_STATE_AUTHENTICATING)
3346 authenticate(priv, frame_len);
3347
3348 break;
3349
3350 case IEEE80211_STYPE_ASSOC_RESP:
3351 case IEEE80211_STYPE_REASSOC_RESP:
3352
3353 if (priv->station_state == STATION_STATE_ASSOCIATING ||
3354 priv->station_state == STATION_STATE_REASSOCIATING)
3355 associate(priv, frame_len, subtype);
3356
3357 break;
3358
3359 case IEEE80211_STYPE_DISASSOC:
3360 if (priv->station_is_associated &&
3361 priv->operating_mode == IW_MODE_INFRA &&
3362 is_frame_from_current_bss(priv, header)) {
3363 priv->station_was_associated = 0;
3364 priv->station_is_associated = 0;
3365
3366 atmel_enter_state(priv, STATION_STATE_JOINNING);
3367 join(priv, BSS_TYPE_INFRASTRUCTURE);
3368 }
3369
3370 break;
3371
3372 case IEEE80211_STYPE_DEAUTH:
3373 if (priv->operating_mode == IW_MODE_INFRA &&
3374 is_frame_from_current_bss(priv, header)) {
3375 priv->station_was_associated = 0;
3376
3377 atmel_enter_state(priv, STATION_STATE_JOINNING);
3378 join(priv, BSS_TYPE_INFRASTRUCTURE);
3379 }
3380
3381 break;
3382 }
3383 }
3384
3385 /* run when timer expires */
3386 static void atmel_management_timer(u_long a)
3387 {
3388 struct net_device *dev = (struct net_device *) a;
3389 struct atmel_private *priv = netdev_priv(dev);
3390 unsigned long flags;
3391
3392 /* Check if the card has been yanked. */
3393 if (priv->card && priv->present_callback &&
3394 !(*priv->present_callback)(priv->card))
3395 return;
3396
3397 spin_lock_irqsave(&priv->irqlock, flags);
3398
3399 switch (priv->station_state) {
3400
3401 case STATION_STATE_AUTHENTICATING:
3402 if (priv->AuthenticationRequestRetryCnt >= MAX_AUTHENTICATION_RETRIES) {
3403 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3404 priv->station_is_associated = 0;
3405 priv->AuthenticationRequestRetryCnt = 0;
3406 restart_search(priv);
3407 } else {
3408 int auth = WLAN_AUTH_OPEN;
3409 priv->AuthenticationRequestRetryCnt++;
3410 priv->CurrentAuthentTransactionSeqNum = 0x0001;
3411 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3412 if (priv->wep_is_on && priv->exclude_unencrypted)
3413 auth = WLAN_AUTH_SHARED_KEY;
3414 send_authentication_request(priv, auth, NULL, 0);
3415 }
3416 break;
3417
3418 case STATION_STATE_ASSOCIATING:
3419 if (priv->AssociationRequestRetryCnt == MAX_ASSOCIATION_RETRIES) {
3420 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3421 priv->station_is_associated = 0;
3422 priv->AssociationRequestRetryCnt = 0;
3423 restart_search(priv);
3424 } else {
3425 priv->AssociationRequestRetryCnt++;
3426 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3427 send_association_request(priv, 0);
3428 }
3429 break;
3430
3431 case STATION_STATE_REASSOCIATING:
3432 if (priv->ReAssociationRequestRetryCnt == MAX_ASSOCIATION_RETRIES) {
3433 atmel_enter_state(priv, STATION_STATE_MGMT_ERROR);
3434 priv->station_is_associated = 0;
3435 priv->ReAssociationRequestRetryCnt = 0;
3436 restart_search(priv);
3437 } else {
3438 priv->ReAssociationRequestRetryCnt++;
3439 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3440 send_association_request(priv, 1);
3441 }
3442 break;
3443
3444 default:
3445 break;
3446 }
3447
3448 spin_unlock_irqrestore(&priv->irqlock, flags);
3449 }
3450
3451 static void atmel_command_irq(struct atmel_private *priv)
3452 {
3453 u8 status = atmel_rmem8(priv, atmel_co(priv, CMD_BLOCK_STATUS_OFFSET));
3454 u8 command = atmel_rmem8(priv, atmel_co(priv, CMD_BLOCK_COMMAND_OFFSET));
3455 int fast_scan;
3456 union iwreq_data wrqu;
3457
3458 if (status == CMD_STATUS_IDLE ||
3459 status == CMD_STATUS_IN_PROGRESS)
3460 return;
3461
3462 switch (command){
3463
3464 case CMD_Start:
3465 if (status == CMD_STATUS_COMPLETE) {
3466 priv->station_was_associated = priv->station_is_associated;
3467 atmel_get_mib(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_CUR_BSSID_POS,
3468 (u8 *)priv->CurrentBSSID, 6);
3469 atmel_enter_state(priv, STATION_STATE_READY);
3470 }
3471 break;
3472
3473 case CMD_Scan:
3474 fast_scan = priv->fast_scan;
3475 priv->fast_scan = 0;
3476
3477 if (status != CMD_STATUS_COMPLETE) {
3478 atmel_scan(priv, 1);
3479 } else {
3480 int bss_index = retrieve_bss(priv);
3481 int notify_scan_complete = 1;
3482 if (bss_index != -1) {
3483 atmel_join_bss(priv, bss_index);
3484 } else if (priv->operating_mode == IW_MODE_ADHOC &&
3485 priv->SSID_size != 0) {
3486 start(priv, BSS_TYPE_AD_HOC);
3487 } else {
3488 priv->fast_scan = !fast_scan;
3489 atmel_scan(priv, 1);
3490 notify_scan_complete = 0;
3491 }
3492 priv->site_survey_state = SITE_SURVEY_COMPLETED;
3493 if (notify_scan_complete) {
3494 wrqu.data.length = 0;
3495 wrqu.data.flags = 0;
3496 wireless_send_event(priv->dev, SIOCGIWSCAN, &wrqu, NULL);
3497 }
3498 }
3499 break;
3500
3501 case CMD_SiteSurvey:
3502 priv->fast_scan = 0;
3503
3504 if (status != CMD_STATUS_COMPLETE)
3505 return;
3506
3507 priv->site_survey_state = SITE_SURVEY_COMPLETED;
3508 if (priv->station_is_associated) {
3509 atmel_enter_state(priv, STATION_STATE_READY);
3510 wrqu.data.length = 0;
3511 wrqu.data.flags = 0;
3512 wireless_send_event(priv->dev, SIOCGIWSCAN, &wrqu, NULL);
3513 } else {
3514 atmel_scan(priv, 1);
3515 }
3516 break;
3517
3518 case CMD_Join:
3519 if (status == CMD_STATUS_COMPLETE) {
3520 if (priv->operating_mode == IW_MODE_ADHOC) {
3521 priv->station_was_associated = priv->station_is_associated;
3522 atmel_enter_state(priv, STATION_STATE_READY);
3523 } else {
3524 int auth = WLAN_AUTH_OPEN;
3525 priv->AuthenticationRequestRetryCnt = 0;
3526 atmel_enter_state(priv, STATION_STATE_AUTHENTICATING);
3527
3528 mod_timer(&priv->management_timer, jiffies + MGMT_JIFFIES);
3529 priv->CurrentAuthentTransactionSeqNum = 0x0001;
3530 if (priv->wep_is_on && priv->exclude_unencrypted)
3531 auth = WLAN_AUTH_SHARED_KEY;
3532 send_authentication_request(priv, auth, NULL, 0);
3533 }
3534 return;
3535 }
3536
3537 atmel_scan(priv, 1);
3538 }
3539 }
3540
3541 static int atmel_wakeup_firmware(struct atmel_private *priv)
3542 {
3543 struct host_info_struct *iface = &priv->host_info;
3544 u16 mr1, mr3;
3545 int i;
3546
3547 if (priv->card_type == CARD_TYPE_SPI_FLASH)
3548 atmel_set_gcr(priv->dev, GCR_REMAP);
3549
3550 /* wake up on-board processor */
3551 atmel_clear_gcr(priv->dev, 0x0040);
3552 atmel_write16(priv->dev, BSR, BSS_SRAM);
3553
3554 if (priv->card_type == CARD_TYPE_SPI_FLASH)
3555 mdelay(100);
3556
3557 /* and wait for it */
3558 for (i = LOOP_RETRY_LIMIT; i; i--) {
3559 mr1 = atmel_read16(priv->dev, MR1);
3560 mr3 = atmel_read16(priv->dev, MR3);
3561
3562 if (mr3 & MAC_BOOT_COMPLETE)
3563 break;
3564 if (mr1 & MAC_BOOT_COMPLETE &&
3565 priv->bus_type == BUS_TYPE_PCCARD)
3566 break;
3567 }
3568
3569 if (i == 0) {
3570 printk(KERN_ALERT "%s: MAC failed to boot.\n", priv->dev->name);
3571 return 0;
3572 }
3573
3574 if ((priv->host_info_base = atmel_read16(priv->dev, MR2)) == 0xffff) {
3575 printk(KERN_ALERT "%s: card missing.\n", priv->dev->name);
3576 return 0;
3577 }
3578
3579 /* now check for completion of MAC initialization through
3580 the FunCtrl field of the IFACE, poll MR1 to detect completion of
3581 MAC initialization, check completion status, set interrupt mask,
3582 enables interrupts and calls Tx and Rx initialization functions */
3583
3584 atmel_wmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET), FUNC_CTRL_INIT_COMPLETE);
3585
3586 for (i = LOOP_RETRY_LIMIT; i; i--) {
3587 mr1 = atmel_read16(priv->dev, MR1);
3588 mr3 = atmel_read16(priv->dev, MR3);
3589
3590 if (mr3 & MAC_INIT_COMPLETE)
3591 break;
3592 if (mr1 & MAC_INIT_COMPLETE &&
3593 priv->bus_type == BUS_TYPE_PCCARD)
3594 break;
3595 }
3596
3597 if (i == 0) {
3598 printk(KERN_ALERT "%s: MAC failed to initialise.\n",
3599 priv->dev->name);
3600 return 0;
3601 }
3602
3603 /* Check for MAC_INIT_OK only on the register that the MAC_INIT_OK was set */
3604 if ((mr3 & MAC_INIT_COMPLETE) &&
3605 !(atmel_read16(priv->dev, MR3) & MAC_INIT_OK)) {
3606 printk(KERN_ALERT "%s: MAC failed MR3 self-test.\n", priv->dev->name);
3607 return 0;
3608 }
3609 if ((mr1 & MAC_INIT_COMPLETE) &&
3610 !(atmel_read16(priv->dev, MR1) & MAC_INIT_OK)) {
3611 printk(KERN_ALERT "%s: MAC failed MR1 self-test.\n", priv->dev->name);
3612 return 0;
3613 }
3614
3615 atmel_copy_to_host(priv->dev, (unsigned char *)iface,
3616 priv->host_info_base, sizeof(*iface));
3617
3618 iface->tx_buff_pos = le16_to_cpu(iface->tx_buff_pos);
3619 iface->tx_buff_size = le16_to_cpu(iface->tx_buff_size);
3620 iface->tx_desc_pos = le16_to_cpu(iface->tx_desc_pos);
3621 iface->tx_desc_count = le16_to_cpu(iface->tx_desc_count);
3622 iface->rx_buff_pos = le16_to_cpu(iface->rx_buff_pos);
3623 iface->rx_buff_size = le16_to_cpu(iface->rx_buff_size);
3624 iface->rx_desc_pos = le16_to_cpu(iface->rx_desc_pos);
3625 iface->rx_desc_count = le16_to_cpu(iface->rx_desc_count);
3626 iface->build_version = le16_to_cpu(iface->build_version);
3627 iface->command_pos = le16_to_cpu(iface->command_pos);
3628 iface->major_version = le16_to_cpu(iface->major_version);
3629 iface->minor_version = le16_to_cpu(iface->minor_version);
3630 iface->func_ctrl = le16_to_cpu(iface->func_ctrl);
3631 iface->mac_status = le16_to_cpu(iface->mac_status);
3632
3633 return 1;
3634 }
3635
3636 /* determine type of memory and MAC address */
3637 static int probe_atmel_card(struct net_device *dev)
3638 {
3639 int rc = 0;
3640 struct atmel_private *priv = netdev_priv(dev);
3641
3642 /* reset pccard */
3643 if (priv->bus_type == BUS_TYPE_PCCARD)
3644 atmel_write16(dev, GCR, 0x0060);
3645
3646 atmel_write16(dev, GCR, 0x0040);
3647 mdelay(500);
3648
3649 if (atmel_read16(dev, MR2) == 0) {
3650 /* No stored firmware so load a small stub which just
3651 tells us the MAC address */
3652 int i;
3653 priv->card_type = CARD_TYPE_EEPROM;
3654 atmel_write16(dev, BSR, BSS_IRAM);
3655 atmel_copy_to_card(dev, 0, mac_reader, sizeof(mac_reader));
3656 atmel_set_gcr(dev, GCR_REMAP);
3657 atmel_clear_gcr(priv->dev, 0x0040);
3658 atmel_write16(dev, BSR, BSS_SRAM);
3659 for (i = LOOP_RETRY_LIMIT; i; i--)
3660 if (atmel_read16(dev, MR3) & MAC_BOOT_COMPLETE)
3661 break;
3662 if (i == 0) {
3663 printk(KERN_ALERT "%s: MAC failed to boot MAC address reader.\n", dev->name);
3664 } else {
3665 atmel_copy_to_host(dev, dev->dev_addr, atmel_read16(dev, MR2), 6);
3666 /* got address, now squash it again until the network
3667 interface is opened */
3668 if (priv->bus_type == BUS_TYPE_PCCARD)
3669 atmel_write16(dev, GCR, 0x0060);
3670 atmel_write16(dev, GCR, 0x0040);
3671 rc = 1;
3672 }
3673 } else if (atmel_read16(dev, MR4) == 0) {
3674 /* Mac address easy in this case. */
3675 priv->card_type = CARD_TYPE_PARALLEL_FLASH;
3676 atmel_write16(dev, BSR, 1);
3677 atmel_copy_to_host(dev, dev->dev_addr, 0xc000, 6);
3678 atmel_write16(dev, BSR, 0x200);
3679 rc = 1;
3680 } else {
3681 /* Standard firmware in flash, boot it up and ask
3682 for the Mac Address */
3683 priv->card_type = CARD_TYPE_SPI_FLASH;
3684 if (atmel_wakeup_firmware(priv)) {
3685 atmel_get_mib(priv, Mac_Address_Mib_Type, 0, dev->dev_addr, 6);
3686
3687 /* got address, now squash it again until the network
3688 interface is opened */
3689 if (priv->bus_type == BUS_TYPE_PCCARD)
3690 atmel_write16(dev, GCR, 0x0060);
3691 atmel_write16(dev, GCR, 0x0040);
3692 rc = 1;
3693 }
3694 }
3695
3696 if (rc) {
3697 if (dev->dev_addr[0] == 0xFF) {
3698 u8 default_mac[] = {0x00,0x04, 0x25, 0x00, 0x00, 0x00};
3699 printk(KERN_ALERT "%s: *** Invalid MAC address. UPGRADE Firmware ****\n", dev->name);
3700 memcpy(dev->dev_addr, default_mac, 6);
3701 }
3702 }
3703
3704 return rc;
3705 }
3706
3707 /* Move the encyption information on the MIB structure.
3708 This routine is for the pre-WPA firmware: later firmware has
3709 a different format MIB and a different routine. */
3710 static void build_wep_mib(struct atmel_private *priv)
3711 {
3712 struct { /* NB this is matched to the hardware, don't change. */
3713 u8 wep_is_on;
3714 u8 default_key; /* 0..3 */
3715 u8 reserved;
3716 u8 exclude_unencrypted;
3717
3718 u32 WEPICV_error_count;
3719 u32 WEP_excluded_count;
3720
3721 u8 wep_keys[MAX_ENCRYPTION_KEYS][13];
3722 u8 encryption_level; /* 0, 1, 2 */
3723 u8 reserved2[3];
3724 } mib;
3725 int i;
3726
3727 mib.wep_is_on = priv->wep_is_on;
3728 if (priv->wep_is_on) {
3729 if (priv->wep_key_len[priv->default_key] > 5)
3730 mib.encryption_level = 2;
3731 else
3732 mib.encryption_level = 1;
3733 } else {
3734 mib.encryption_level = 0;
3735 }
3736
3737 mib.default_key = priv->default_key;
3738 mib.exclude_unencrypted = priv->exclude_unencrypted;
3739
3740 for (i = 0; i < MAX_ENCRYPTION_KEYS; i++)
3741 memcpy(mib.wep_keys[i], priv->wep_keys[i], 13);
3742
3743 atmel_set_mib(priv, Mac_Wep_Mib_Type, 0, (u8 *)&mib, sizeof(mib));
3744 }
3745
3746 static void build_wpa_mib(struct atmel_private *priv)
3747 {
3748 /* This is for the later (WPA enabled) firmware. */
3749
3750 struct { /* NB this is matched to the hardware, don't change. */
3751 u8 cipher_default_key_value[MAX_ENCRYPTION_KEYS][MAX_ENCRYPTION_KEY_SIZE];
3752 u8 receiver_address[6];
3753 u8 wep_is_on;
3754 u8 default_key; /* 0..3 */
3755 u8 group_key;
3756 u8 exclude_unencrypted;
3757 u8 encryption_type;
3758 u8 reserved;
3759
3760 u32 WEPICV_error_count;
3761 u32 WEP_excluded_count;
3762
3763 u8 key_RSC[4][8];
3764 } mib;
3765
3766 int i;
3767
3768 mib.wep_is_on = priv->wep_is_on;
3769 mib.exclude_unencrypted = priv->exclude_unencrypted;
3770 memcpy(mib.receiver_address, priv->CurrentBSSID, 6);
3771
3772 /* zero all the keys before adding in valid ones. */
3773 memset(mib.cipher_default_key_value, 0, sizeof(mib.cipher_default_key_value));
3774
3775 if (priv->wep_is_on) {
3776 /* There's a comment in the Atmel code to the effect that this
3777 is only valid when still using WEP, it may need to be set to
3778 something to use WPA */
3779 memset(mib.key_RSC, 0, sizeof(mib.key_RSC));
3780
3781 mib.default_key = mib.group_key = 255;
3782 for (i = 0; i < MAX_ENCRYPTION_KEYS; i++) {
3783 if (priv->wep_key_len[i] > 0) {
3784 memcpy(mib.cipher_default_key_value[i], priv->wep_keys[i], MAX_ENCRYPTION_KEY_SIZE);
3785 if (i == priv->default_key) {
3786 mib.default_key = i;
3787 mib.cipher_default_key_value[i][MAX_ENCRYPTION_KEY_SIZE-1] = 7;
3788 mib.cipher_default_key_value[i][MAX_ENCRYPTION_KEY_SIZE-2] = priv->pairwise_cipher_suite;
3789 } else {
3790 mib.group_key = i;
3791 priv->group_cipher_suite = priv->pairwise_cipher_suite;
3792 mib.cipher_default_key_value[i][MAX_ENCRYPTION_KEY_SIZE-1] = 1;
3793 mib.cipher_default_key_value[i][MAX_ENCRYPTION_KEY_SIZE-2] = priv->group_cipher_suite;
3794 }
3795 }
3796 }
3797 if (mib.default_key == 255)
3798 mib.default_key = mib.group_key != 255 ? mib.group_key : 0;
3799 if (mib.group_key == 255)
3800 mib.group_key = mib.default_key;
3801
3802 }
3803
3804 atmel_set_mib(priv, Mac_Wep_Mib_Type, 0, (u8 *)&mib, sizeof(mib));
3805 }
3806
3807 static int reset_atmel_card(struct net_device *dev)
3808 {
3809 /* do everything necessary to wake up the hardware, including
3810 waiting for the lightning strike and throwing the knife switch....
3811
3812 set all the Mib values which matter in the card to match
3813 their settings in the atmel_private structure. Some of these
3814 can be altered on the fly, but many (WEP, infrastucture or ad-hoc)
3815 can only be changed by tearing down the world and coming back through
3816 here.
3817
3818 This routine is also responsible for initialising some
3819 hardware-specific fields in the atmel_private structure,
3820 including a copy of the firmware's hostinfo stucture
3821 which is the route into the rest of the firmare datastructures. */
3822
3823 struct atmel_private *priv = netdev_priv(dev);
3824 u8 configuration;
3825 int old_state = priv->station_state;
3826
3827 /* data to add to the firmware names, in priority order
3828 this implemenents firmware versioning */
3829
3830 static char *firmware_modifier[] = {
3831 "-wpa",
3832 "",
3833 NULL
3834 };
3835
3836 /* reset pccard */
3837 if (priv->bus_type == BUS_TYPE_PCCARD)
3838 atmel_write16(priv->dev, GCR, 0x0060);
3839
3840 /* stop card , disable interrupts */
3841 atmel_write16(priv->dev, GCR, 0x0040);
3842
3843 if (priv->card_type == CARD_TYPE_EEPROM) {
3844 /* copy in firmware if needed */
3845 const struct firmware *fw_entry = NULL;
3846 unsigned char *fw;
3847 int len = priv->firmware_length;
3848 if (!(fw = priv->firmware)) {
3849 if (priv->firmware_type == ATMEL_FW_TYPE_NONE) {
3850 if (strlen(priv->firmware_id) == 0) {
3851 printk(KERN_INFO
3852 "%s: card type is unknown: assuming at76c502 firmware is OK.\n",
3853 dev->name);
3854 printk(KERN_INFO
3855 "%s: if not, use the firmware= module parameter.\n",
3856 dev->name);
3857 strcpy(priv->firmware_id, "atmel_at76c502.bin");
3858 }
3859 if (request_firmware(&fw_entry, priv->firmware_id, priv->sys_dev) != 0) {
3860 printk(KERN_ALERT
3861 "%s: firmware %s is missing, cannot continue.\n",
3862 dev->name, priv->firmware_id);
3863 return 0;
3864 }
3865 } else {
3866 int fw_index = 0;
3867 int success = 0;
3868
3869 /* get firmware filename entry based on firmware type ID */
3870 while (fw_table[fw_index].fw_type != priv->firmware_type
3871 && fw_table[fw_index].fw_type != ATMEL_FW_TYPE_NONE)
3872 fw_index++;
3873
3874 /* construct the actual firmware file name */
3875 if (fw_table[fw_index].fw_type != ATMEL_FW_TYPE_NONE) {
3876 int i;
3877 for (i = 0; firmware_modifier[i]; i++) {
3878 snprintf(priv->firmware_id, 32, "%s%s.%s", fw_table[fw_index].fw_file,
3879 firmware_modifier[i], fw_table[fw_index].fw_file_ext);
3880 priv->firmware_id[31] = '\0';
3881 if (request_firmware(&fw_entry, priv->firmware_id, priv->sys_dev) == 0) {
3882 success = 1;
3883 break;
3884 }
3885 }
3886 }
3887 if (!success) {
3888 printk(KERN_ALERT
3889 "%s: firmware %s is missing, cannot start.\n",
3890 dev->name, priv->firmware_id);
3891 priv->firmware_id[0] = '\0';
3892 return 0;
3893 }
3894 }
3895
3896 fw = fw_entry->data;
3897 len = fw_entry->size;
3898 }
3899
3900 if (len <= 0x6000) {
3901 atmel_write16(priv->dev, BSR, BSS_IRAM);
3902 atmel_copy_to_card(priv->dev, 0, fw, len);
3903 atmel_set_gcr(priv->dev, GCR_REMAP);
3904 } else {
3905 /* Remap */
3906 atmel_set_gcr(priv->dev, GCR_REMAP);
3907 atmel_write16(priv->dev, BSR, BSS_IRAM);
3908 atmel_copy_to_card(priv->dev, 0, fw, 0x6000);
3909 atmel_write16(priv->dev, BSR, 0x2ff);
3910 atmel_copy_to_card(priv->dev, 0x8000, &fw[0x6000], len - 0x6000);
3911 }
3912
3913 if (fw_entry)
3914 release_firmware(fw_entry);
3915 }
3916
3917 if (!atmel_wakeup_firmware(priv))
3918 return 0;
3919
3920 /* Check the version and set the correct flag for wpa stuff,
3921 old and new firmware is incompatible.
3922 The pre-wpa 3com firmware reports major version 5,
3923 the wpa 3com firmware is major version 4 and doesn't need
3924 the 3com broken-ness filter. */
3925 priv->use_wpa = (priv->host_info.major_version == 4);
3926 priv->radio_on_broken = (priv->host_info.major_version == 5);
3927
3928 /* unmask all irq sources */
3929 atmel_wmem8(priv, atmel_hi(priv, IFACE_INT_MASK_OFFSET), 0xff);
3930
3931 /* int Tx system and enable Tx */
3932 atmel_wmem8(priv, atmel_tx(priv, TX_DESC_FLAGS_OFFSET, 0), 0);
3933 atmel_wmem32(priv, atmel_tx(priv, TX_DESC_NEXT_OFFSET, 0), 0x80000000L);
3934 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_POS_OFFSET, 0), 0);
3935 atmel_wmem16(priv, atmel_tx(priv, TX_DESC_SIZE_OFFSET, 0), 0);
3936
3937 priv->tx_desc_free = priv->host_info.tx_desc_count;
3938 priv->tx_desc_head = 0;
3939 priv->tx_desc_tail = 0;
3940 priv->tx_desc_previous = 0;
3941 priv->tx_free_mem = priv->host_info.tx_buff_size;
3942 priv->tx_buff_head = 0;
3943 priv->tx_buff_tail = 0;
3944
3945 configuration = atmel_rmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET));
3946 atmel_wmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET),
3947 configuration | FUNC_CTRL_TxENABLE);
3948
3949 /* init Rx system and enable */
3950 priv->rx_desc_head = 0;
3951
3952 configuration = atmel_rmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET));
3953 atmel_wmem8(priv, atmel_hi(priv, IFACE_FUNC_CTRL_OFFSET),
3954 configuration | FUNC_CTRL_RxENABLE);
3955
3956 if (!priv->radio_on_broken) {
3957 if (atmel_send_command_wait(priv, CMD_EnableRadio, NULL, 0) ==
3958 CMD_STATUS_REJECTED_RADIO_OFF) {
3959 printk(KERN_INFO
3960 "%s: cannot turn the radio on. (Hey radio, you're beautiful!)\n",
3961 dev->name);
3962 return 0;
3963 }
3964 }
3965
3966 /* set up enough MIB values to run. */
3967 atmel_set_mib8(priv, Local_Mib_Type, LOCAL_MIB_AUTO_TX_RATE_POS, priv->auto_tx_rate);
3968 atmel_set_mib8(priv, Local_Mib_Type, LOCAL_MIB_TX_PROMISCUOUS_POS, PROM_MODE_OFF);
3969 atmel_set_mib16(priv, Mac_Mib_Type, MAC_MIB_RTS_THRESHOLD_POS, priv->rts_threshold);
3970 atmel_set_mib16(priv, Mac_Mib_Type, MAC_MIB_FRAG_THRESHOLD_POS, priv->frag_threshold);
3971 atmel_set_mib8(priv, Mac_Mib_Type, MAC_MIB_SHORT_RETRY_POS, priv->short_retry);
3972 atmel_set_mib8(priv, Mac_Mib_Type, MAC_MIB_LONG_RETRY_POS, priv->long_retry);
3973 atmel_set_mib8(priv, Local_Mib_Type, LOCAL_MIB_PREAMBLE_TYPE, priv->preamble);
3974 atmel_set_mib(priv, Mac_Address_Mib_Type, MAC_ADDR_MIB_MAC_ADDR_POS,
3975 priv->dev->dev_addr, 6);
3976 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_PS_MODE_POS, ACTIVE_MODE);
3977 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_LISTEN_INTERVAL_POS, 1);
3978 atmel_set_mib16(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_BEACON_PER_POS, priv->default_beacon_period);
3979 atmel_set_mib(priv, Phy_Mib_Type, PHY_MIB_RATE_SET_POS, atmel_basic_rates, 4);
3980 atmel_set_mib8(priv, Mac_Mgmt_Mib_Type, MAC_MGMT_MIB_CUR_PRIVACY_POS, priv->wep_is_on);
3981 if (priv->use_wpa)
3982 build_wpa_mib(priv);
3983 else
3984 build_wep_mib(priv);
3985
3986 if (old_state == STATION_STATE_READY)
3987 {
3988 union iwreq_data wrqu;
3989
3990 wrqu.data.length = 0;
3991 wrqu.data.flags = 0;
3992 wrqu.ap_addr.sa_family = ARPHRD_ETHER;
3993 memset(wrqu.ap_addr.sa_data, 0, ETH_ALEN);
3994 wireless_send_event(priv->dev, SIOCGIWAP, &wrqu, NULL);
3995 }
3996
3997 return 1;
3998 }
3999
4000 static void atmel_send_command(struct atmel_private *priv, int command,
4001 void *cmd, int cmd_size)
4002 {
4003 if (cmd)
4004 atmel_copy_to_card(priv->dev, atmel_co(priv, CMD_BLOCK_PARAMETERS_OFFSET),
4005 cmd, cmd_size);
4006
4007 atmel_wmem8(priv, atmel_co(priv, CMD_BLOCK_COMMAND_OFFSET), command);
4008 atmel_wmem8(priv, atmel_co(priv, CMD_BLOCK_STATUS_OFFSET), 0);
4009 }
4010
4011 static int atmel_send_command_wait(struct atmel_private *priv, int command,
4012 void *cmd, int cmd_size)
4013 {
4014 int i, status;
4015
4016 atmel_send_command(priv, command, cmd, cmd_size);
4017
4018 for (i = 5000; i; i--) {
4019 status = atmel_rmem8(priv, atmel_co(priv, CMD_BLOCK_STATUS_OFFSET));
4020 if (status != CMD_STATUS_IDLE &&
4021 status != CMD_STATUS_IN_PROGRESS)
4022 break;
4023 udelay(20);
4024 }
4025
4026 if (i == 0) {
4027 printk(KERN_ALERT "%s: failed to contact MAC.\n", priv->dev->name);
4028 status = CMD_STATUS_HOST_ERROR;
4029 } else {
4030 if (command != CMD_EnableRadio)
4031 status = CMD_STATUS_COMPLETE;
4032 }
4033
4034 return status;
4035 }
4036
4037 static u8 atmel_get_mib8(struct atmel_private *priv, u8 type, u8 index)
4038 {
4039 struct get_set_mib m;
4040 m.type = type;
4041 m.size = 1;
4042 m.index = index;
4043
4044 atmel_send_command_wait(priv, CMD_Get_MIB_Vars, &m, MIB_HEADER_SIZE + 1);
4045 return atmel_rmem8(priv, atmel_co(priv, CMD_BLOCK_PARAMETERS_OFFSET + MIB_HEADER_SIZE));
4046 }
4047
4048 static void atmel_set_mib8(struct atmel_private *priv, u8 type, u8 index, u8 data)
4049 {
4050 struct get_set_mib m;
4051 m.type = type;
4052 m.size = 1;
4053 m.index = index;
4054 m.data[0] = data;
4055
4056 atmel_send_command_wait(priv, CMD_Set_MIB_Vars, &m, MIB_HEADER_SIZE + 1);
4057 }
4058
4059 static void atmel_set_mib16(struct atmel_private *priv, u8 type, u8 index,
4060 u16 data)
4061 {
4062 struct get_set_mib m;
4063 m.type = type;
4064 m.size = 2;
4065 m.index = index;
4066 m.data[0] = data;
4067 m.data[1] = data >> 8;
4068
4069 atmel_send_command_wait(priv, CMD_Set_MIB_Vars, &m, MIB_HEADER_SIZE + 2);
4070 }
4071
4072 static void atmel_set_mib(struct atmel_private *priv, u8 type, u8 index,
4073 u8 *data, int data_len)
4074 {
4075 struct get_set_mib m;
4076 m.type = type;
4077 m.size = data_len;
4078 m.index = index;
4079
4080 if (data_len > MIB_MAX_DATA_BYTES)
4081 printk(KERN_ALERT "%s: MIB buffer too small.\n", priv->dev->name);
4082
4083 memcpy(m.data, data, data_len);
4084 atmel_send_command_wait(priv, CMD_Set_MIB_Vars, &m, MIB_HEADER_SIZE + data_len);
4085 }
4086
4087 static void atmel_get_mib(struct atmel_private *priv, u8 type, u8 index,
4088 u8 *data, int data_len)
4089 {
4090 struct get_set_mib m;
4091 m.type = type;
4092 m.size = data_len;
4093 m.index = index;
4094
4095 if (data_len > MIB_MAX_DATA_BYTES)
4096 printk(KERN_ALERT "%s: MIB buffer too small.\n", priv->dev->name);
4097
4098 atmel_send_command_wait(priv, CMD_Get_MIB_Vars, &m, MIB_HEADER_SIZE + data_len);
4099 atmel_copy_to_host(priv->dev, data,
4100 atmel_co(priv, CMD_BLOCK_PARAMETERS_OFFSET + MIB_HEADER_SIZE), data_len);
4101 }
4102
4103 static void atmel_writeAR(struct net_device *dev, u16 data)
4104 {
4105 int i;
4106 outw(data, dev->base_addr + AR);
4107 /* Address register appears to need some convincing..... */
4108 for (i = 0; data != inw(dev->base_addr + AR) && i < 10; i++)
4109 outw(data, dev->base_addr + AR);
4110 }
4111
4112 static void atmel_copy_to_card(struct net_device *dev, u16 dest,
4113 unsigned char *src, u16 len)
4114 {
4115 int i;
4116 atmel_writeAR(dev, dest);
4117 if (dest % 2) {
4118 atmel_write8(dev, DR, *src);
4119 src++; len--;
4120 }
4121 for (i = len; i > 1 ; i -= 2) {
4122 u8 lb = *src++;
4123 u8 hb = *src++;
4124 atmel_write16(dev, DR, lb | (hb << 8));
4125 }
4126 if (i)
4127 atmel_write8(dev, DR, *src);
4128 }
4129
4130 static void atmel_copy_to_host(struct net_device *dev, unsigned char *dest,
4131 u16 src, u16 len)
4132 {
4133 int i;
4134 atmel_writeAR(dev, src);
4135 if (src % 2) {
4136 *dest = atmel_read8(dev, DR);
4137 dest++; len--;
4138 }
4139 for (i = len; i > 1 ; i -= 2) {
4140 u16 hw = atmel_read16(dev, DR);
4141 *dest++ = hw;
4142 *dest++ = hw >> 8;
4143 }
4144 if (i)
4145 *dest = atmel_read8(dev, DR);
4146 }
4147
4148 static void atmel_set_gcr(struct net_device *dev, u16 mask)
4149 {
4150 outw(inw(dev->base_addr + GCR) | mask, dev->base_addr + GCR);
4151 }
4152
4153 static void atmel_clear_gcr(struct net_device *dev, u16 mask)
4154 {
4155 outw(inw(dev->base_addr + GCR) & ~mask, dev->base_addr + GCR);
4156 }
4157
4158 static int atmel_lock_mac(struct atmel_private *priv)
4159 {
4160 int i, j = 20;
4161 retry:
4162 for (i = 5000; i; i--) {
4163 if (!atmel_rmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_HOST_OFFSET)))
4164 break;
4165 udelay(20);
4166 }
4167
4168 if (!i)
4169 return 0; /* timed out */
4170
4171 atmel_wmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_MAC_OFFSET), 1);
4172 if (atmel_rmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_HOST_OFFSET))) {
4173 atmel_wmem8(priv, atmel_hi(priv, IFACE_LOCKOUT_MAC_OFFSET), 0);
4174 if (!j--)
4175 return 0; /* timed out */
4176 goto retry;
4177 }
4178
4179 return 1;
4180 }
4181
4182 static void atmel_wmem32(struct atmel_private *priv, u16 pos, u32 data)
4183 {
4184 atmel_writeAR(priv->dev, pos);
4185 atmel_write16(priv->dev, DR, data); /* card is little-endian */
4186 atmel_write16(priv->dev, DR, data >> 16);
4187 }
4188
4189 /***************************************************************************/
4190 /* There follows the source form of the MAC address reading firmware */
4191 /***************************************************************************/
4192 #if 0
4193
4194 /* Copyright 2003 Matthew T. Russotto */
4195 /* But derived from the Atmel 76C502 firmware written by Atmel and */
4196 /* included in "atmel wireless lan drivers" package */
4197 /**
4198 This file is part of net.russotto.AtmelMACFW, hereto referred to
4199 as AtmelMACFW
4200
4201 AtmelMACFW is free software; you can redistribute it and/or modify
4202 it under the terms of the GNU General Public License version 2
4203 as published by the Free Software Foundation.
4204
4205 AtmelMACFW is distributed in the hope that it will be useful,
4206 but WITHOUT ANY WARRANTY; without even the implied warranty of
4207 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
4208 GNU General Public License for more details.
4209
4210 You should have received a copy of the GNU General Public License
4211 along with AtmelMACFW; if not, write to the Free Software
4212 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
4213
4214 ****************************************************************************/
4215 /* This firmware should work on the 76C502 RFMD, RFMD_D, and RFMD_E */
4216 /* It will probably work on the 76C504 and 76C502 RFMD_3COM */
4217 /* It only works on SPI EEPROM versions of the card. */
4218
4219 /* This firmware initializes the SPI controller and clock, reads the MAC */
4220 /* address from the EEPROM into SRAM, and puts the SRAM offset of the MAC */
4221 /* address in MR2, and sets MR3 to 0x10 to indicate it is done */
4222 /* It also puts a complete copy of the EEPROM in SRAM with the offset in */
4223 /* MR4, for investigational purposes (maybe we can determine chip type */
4224 /* from that?) */
4225
4226 .org 0
4227 .set MRBASE, 0x8000000
4228 .set CPSR_INITIAL, 0xD3 /* IRQ/FIQ disabled, ARM mode, Supervisor state */
4229 .set CPSR_USER, 0xD1 /* IRQ/FIQ disabled, ARM mode, USER state */
4230 .set SRAM_BASE, 0x02000000
4231 .set SP_BASE, 0x0F300000
4232 .set UNK_BASE, 0x0F000000 /* Some internal device, but which one? */
4233 .set SPI_CGEN_BASE, 0x0E000000 /* Some internal device, but which one? */
4234 .set UNK3_BASE, 0x02014000 /* Some internal device, but which one? */
4235 .set STACK_BASE, 0x5600
4236 .set SP_SR, 0x10
4237 .set SP_TDRE, 2 /* status register bit -- TDR empty */
4238 .set SP_RDRF, 1 /* status register bit -- RDR full */
4239 .set SP_SWRST, 0x80
4240 .set SP_SPIEN, 0x1
4241 .set SP_CR, 0 /* control register */
4242 .set SP_MR, 4 /* mode register */
4243 .set SP_RDR, 0x08 /* Read Data Register */
4244 .set SP_TDR, 0x0C /* Transmit Data Register */
4245 .set SP_CSR0, 0x30 /* chip select registers */
4246 .set SP_CSR1, 0x34
4247 .set SP_CSR2, 0x38
4248 .set SP_CSR3, 0x3C
4249 .set NVRAM_CMD_RDSR, 5 /* read status register */
4250 .set NVRAM_CMD_READ, 3 /* read data */
4251 .set NVRAM_SR_RDY, 1 /* RDY bit. This bit is inverted */
4252 .set SPI_8CLOCKS, 0xFF /* Writing this to the TDR doesn't do anything to the
4253 serial output, since SO is normally high. But it
4254 does cause 8 clock cycles and thus 8 bits to be
4255 clocked in to the chip. See Atmel's SPI
4256 controller (e.g. AT91M55800) timing and 4K
4257 SPI EEPROM manuals */
4258
4259 .set NVRAM_SCRATCH, 0x02000100 /* arbitrary area for scratchpad memory */
4260 .set NVRAM_IMAGE, 0x02000200
4261 .set NVRAM_LENGTH, 0x0200
4262 .set MAC_ADDRESS_MIB, SRAM_BASE
4263 .set MAC_ADDRESS_LENGTH, 6
4264 .set MAC_BOOT_FLAG, 0x10
4265 .set MR1, 0
4266 .set MR2, 4
4267 .set MR3, 8
4268 .set MR4, 0xC
4269 RESET_VECTOR:
4270 b RESET_HANDLER
4271 UNDEF_VECTOR:
4272 b HALT1
4273 SWI_VECTOR:
4274 b HALT1
4275 IABORT_VECTOR:
4276 b HALT1
4277 DABORT_VECTOR:
4278 RESERVED_VECTOR:
4279 b HALT1
4280 IRQ_VECTOR:
4281 b HALT1
4282 FIQ_VECTOR:
4283 b HALT1
4284 HALT1: b HALT1
4285 RESET_HANDLER:
4286 mov r0, #CPSR_INITIAL
4287 msr CPSR_c, r0 /* This is probably unnecessary */
4288
4289 /* I'm guessing this is initializing clock generator electronics for SPI */
4290 ldr r0, =SPI_CGEN_BASE
4291 mov r1, #0
4292 mov r1, r1, lsl #3
4293 orr r1,r1, #0
4294 str r1, [r0]
4295 ldr r1, [r0, #28]
4296 bic r1, r1, #16
4297 str r1, [r0, #28]
4298 mov r1, #1
4299 str r1, [r0, #8]
4300
4301 ldr r0, =MRBASE
4302 mov r1, #0
4303 strh r1, [r0, #MR1]
4304 strh r1, [r0, #MR2]
4305 strh r1, [r0, #MR3]
4306 strh r1, [r0, #MR4]
4307
4308 mov sp, #STACK_BASE
4309 bl SP_INIT
4310 mov r0, #10
4311 bl DELAY9
4312 bl GET_MAC_ADDR
4313 bl GET_WHOLE_NVRAM
4314 ldr r0, =MRBASE
4315 ldr r1, =MAC_ADDRESS_MIB
4316 strh r1, [r0, #MR2]
4317 ldr r1, =NVRAM_IMAGE
4318 strh r1, [r0, #MR4]
4319 mov r1, #MAC_BOOT_FLAG
4320 strh r1, [r0, #MR3]
4321 HALT2: b HALT2
4322 .func Get_Whole_NVRAM, GET_WHOLE_NVRAM
4323 GET_WHOLE_NVRAM:
4324 stmdb sp!, {lr}
4325 mov r2, #0 /* 0th bytes of NVRAM */
4326 mov r3, #NVRAM_LENGTH
4327 mov r1, #0 /* not used in routine */
4328 ldr r0, =NVRAM_IMAGE
4329 bl NVRAM_XFER
4330 ldmia sp!, {lr}
4331 bx lr
4332 .endfunc
4333
4334 .func Get_MAC_Addr, GET_MAC_ADDR
4335 GET_MAC_ADDR:
4336 stmdb sp!, {lr}
4337 mov r2, #0x120 /* address of MAC Address within NVRAM */
4338 mov r3, #MAC_ADDRESS_LENGTH
4339 mov r1, #0 /* not used in routine */
4340 ldr r0, =MAC_ADDRESS_MIB
4341 bl NVRAM_XFER
4342 ldmia sp!, {lr}
4343 bx lr
4344 .endfunc
4345 .ltorg
4346 .func Delay9, DELAY9
4347 DELAY9:
4348 adds r0, r0, r0, LSL #3 /* r0 = r0 * 9 */
4349 DELAYLOOP:
4350 beq DELAY9_done
4351 subs r0, r0, #1
4352 b DELAYLOOP
4353 DELAY9_done:
4354 bx lr
4355 .endfunc
4356
4357 .func SP_Init, SP_INIT
4358 SP_INIT:
4359 mov r1, #SP_SWRST
4360 ldr r0, =SP_BASE
4361 str r1, [r0, #SP_CR] /* reset the SPI */
4362 mov r1, #0
4363 str r1, [r0, #SP_CR] /* release SPI from reset state */
4364 mov r1, #SP_SPIEN
4365 str r1, [r0, #SP_MR] /* set the SPI to MASTER mode*/
4366 str r1, [r0, #SP_CR] /* enable the SPI */
4367
4368 /* My guess would be this turns on the SPI clock */
4369 ldr r3, =SPI_CGEN_BASE
4370 ldr r1, [r3, #28]
4371 orr r1, r1, #0x2000
4372 str r1, [r3, #28]
4373
4374 ldr r1, =0x2000c01
4375 str r1, [r0, #SP_CSR0]
4376 ldr r1, =0x2000201
4377 str r1, [r0, #SP_CSR1]
4378 str r1, [r0, #SP_CSR2]
4379 str r1, [r0, #SP_CSR3]
4380 ldr r1, [r0, #SP_SR]
4381 ldr r0, [r0, #SP_RDR]
4382 bx lr
4383 .endfunc
4384 .func NVRAM_Init, NVRAM_INIT
4385 NVRAM_INIT:
4386 ldr r1, =SP_BASE
4387 ldr r0, [r1, #SP_RDR]
4388 mov r0, #NVRAM_CMD_RDSR
4389 str r0, [r1, #SP_TDR]
4390 SP_loop1:
4391 ldr r0, [r1, #SP_SR]
4392 tst r0, #SP_TDRE
4393 beq SP_loop1
4394
4395 mov r0, #SPI_8CLOCKS
4396 str r0, [r1, #SP_TDR]
4397 SP_loop2:
4398 ldr r0, [r1, #SP_SR]
4399 tst r0, #SP_TDRE
4400 beq SP_loop2
4401
4402 ldr r0, [r1, #SP_RDR]
4403 SP_loop3:
4404 ldr r0, [r1, #SP_SR]
4405 tst r0, #SP_RDRF
4406 beq SP_loop3
4407
4408 ldr r0, [r1, #SP_RDR]
4409 and r0, r0, #255
4410 bx lr
4411 .endfunc
4412
4413 .func NVRAM_Xfer, NVRAM_XFER
4414 /* r0 = dest address */
4415 /* r1 = not used */
4416 /* r2 = src address within NVRAM */
4417 /* r3 = length */
4418 NVRAM_XFER:
4419 stmdb sp!, {r4, r5, lr}
4420 mov r5, r0 /* save r0 (dest address) */
4421 mov r4, r3 /* save r3 (length) */
4422 mov r0, r2, LSR #5 /* SPI memories put A8 in the command field */
4423 and r0, r0, #8
4424 add r0, r0, #NVRAM_CMD_READ
4425 ldr r1, =NVRAM_SCRATCH
4426 strb r0, [r1, #0] /* save command in NVRAM_SCRATCH[0] */
4427 strb r2, [r1, #1] /* save low byte of source address in NVRAM_SCRATCH[1] */
4428 _local1:
4429 bl NVRAM_INIT
4430 tst r0, #NVRAM_SR_RDY
4431 bne _local1
4432 mov r0, #20
4433 bl DELAY9
4434 mov r2, r4 /* length */
4435 mov r1, r5 /* dest address */
4436 mov r0, #2 /* bytes to transfer in command */
4437 bl NVRAM_XFER2
4438 ldmia sp!, {r4, r5, lr}
4439 bx lr
4440 .endfunc
4441
4442 .func NVRAM_Xfer2, NVRAM_XFER2
4443 NVRAM_XFER2:
4444 stmdb sp!, {r4, r5, r6, lr}
4445 ldr r4, =SP_BASE
4446 mov r3, #0
4447 cmp r0, #0
4448 bls _local2
4449 ldr r5, =NVRAM_SCRATCH
4450 _local4:
4451 ldrb r6, [r5, r3]
4452 str r6, [r4, #SP_TDR]
4453 _local3:
4454 ldr r6, [r4, #SP_SR]
4455 tst r6, #SP_TDRE
4456 beq _local3
4457 add r3, r3, #1
4458 cmp r3, r0 /* r0 is # of bytes to send out (command+addr) */
4459 blo _local4
4460 _local2:
4461 mov r3, #SPI_8CLOCKS
4462 str r3, [r4, #SP_TDR]
4463 ldr r0, [r4, #SP_RDR]
4464 _local5:
4465 ldr r0, [r4, #SP_SR]
4466 tst r0, #SP_RDRF
4467 beq _local5
4468 ldr r0, [r4, #SP_RDR] /* what's this byte? It's the byte read while writing the TDR -- nonsense, because the NVRAM doesn't read and write at the same time */
4469 mov r0, #0
4470 cmp r2, #0 /* r2 is # of bytes to copy in */
4471 bls _local6
4472 _local7:
4473 ldr r5, [r4, #SP_SR]
4474 tst r5, #SP_TDRE
4475 beq _local7
4476 str r3, [r4, #SP_TDR] /* r3 has SPI_8CLOCKS */
4477 _local8:
4478 ldr r5, [r4, #SP_SR]
4479 tst r5, #SP_RDRF
4480 beq _local8
4481 ldr r5, [r4, #SP_RDR] /* but didn't we read this byte above? */
4482 strb r5, [r1], #1 /* postindexed */
4483 add r0, r0, #1
4484 cmp r0, r2
4485 blo _local7 /* since we don't send another address, the NVRAM must be capable of sequential reads */
4486 _local6:
4487 mov r0, #200
4488 bl DELAY9
4489 ldmia sp!, {r4, r5, r6, lr}
4490 bx lr
4491 #endif
Linux kernel - Deliverables
This page took 0.1234 seconds and 5 git commands to generate.