2 * Generic Generic NCR5380 driver defines
4 * Copyright 1993, Drew Eckhardt
6 * (Unix and Linux consulting and custom programming)
10 * NCR53C400 extensions (c) 1994,1995,1996, Kevin Lentin
11 * K.Lentin@cs.monash.edu.au
15 * For more information, please consult
18 * SCSI Protocol Controller
21 * NCR Microelectronics
22 * 1635 Aeroplaza Drive
23 * Colorado Springs, CO 80916
28 #ifndef GENERIC_NCR5380_H
29 #define GENERIC_NCR5380_H
32 #define GENERIC_NCR5380_PUBLIC_RELEASE 1
36 #define NCR5380_BIOSPARAM generic_NCR5380_biosparam
38 #define NCR5380_BIOSPARAM NULL
42 static int generic_NCR5380_abort(Scsi_Cmnd
*);
43 static int generic_NCR5380_detect(struct scsi_host_template
*);
44 static int generic_NCR5380_release_resources(struct Scsi_Host
*);
45 static int generic_NCR5380_queue_command(struct Scsi_Host
*, struct scsi_cmnd
*);
46 static int generic_NCR5380_bus_reset(Scsi_Cmnd
*);
47 static const char* generic_NCR5380_info(struct Scsi_Host
*);
57 #define __STRVAL(x) #x
58 #define STRVAL(x) __STRVAL(x)
60 #ifndef SCSI_G_NCR5380_MEM
62 #define NCR5380_map_config port
63 #define NCR5380_map_type int
64 #define NCR5380_map_name port
65 #define NCR5380_instance_name io_port
66 #define NCR53C400_register_offset 0
67 #define NCR53C400_address_adjust 8
70 #define NCR5380_region_size 16
72 #define NCR5380_region_size 8
75 #define NCR5380_read(reg) (inb(NCR5380_map_name + (reg)))
76 #define NCR5380_write(reg, value) (outb((value), (NCR5380_map_name + (reg))))
78 #define NCR5380_implementation_fields \
79 NCR5380_map_type NCR5380_map_name
81 #define NCR5380_local_declare() \
82 register NCR5380_implementation_fields
84 #define NCR5380_setup(instance) \
85 NCR5380_map_name = (NCR5380_map_type)((instance)->NCR5380_instance_name)
88 /* therefore SCSI_G_NCR5380_MEM */
90 #define NCR5380_map_config memory
91 #define NCR5380_map_type unsigned long
92 #define NCR5380_map_name base
93 #define NCR5380_instance_name base
94 #define NCR53C400_register_offset 0x108
95 #define NCR53C400_address_adjust 0
96 #define NCR53C400_mem_base 0x3880
97 #define NCR53C400_host_buffer 0x3900
98 #define NCR5380_region_size 0x3a00
100 #define NCR5380_read(reg) readb(iomem + NCR53C400_mem_base + (reg))
101 #define NCR5380_write(reg, value) writeb(value, iomem + NCR53C400_mem_base + (reg))
103 #define NCR5380_implementation_fields \
104 NCR5380_map_type NCR5380_map_name; \
107 #define NCR5380_local_declare() \
108 register void __iomem *iomem
110 #define NCR5380_setup(instance) \
111 iomem = (((struct NCR5380_hostdata *)(instance)->hostdata)->iomem)
115 #define NCR5380_intr generic_NCR5380_intr
116 #define NCR5380_queue_command generic_NCR5380_queue_command
117 #define NCR5380_abort generic_NCR5380_abort
118 #define NCR5380_bus_reset generic_NCR5380_bus_reset
119 #define NCR5380_pread generic_NCR5380_pread
120 #define NCR5380_pwrite generic_NCR5380_pwrite
121 #define NCR5380_proc_info notyet_generic_proc_info
123 #define BOARD_NCR5380 0
124 #define BOARD_NCR53C400 1
125 #define BOARD_NCR53C400A 2
126 #define BOARD_DTC3181E 3
128 #endif /* ndef ASM */
129 #endif /* GENERIC_NCR5380_H */
This page took 0.032836 seconds and 5 git commands to generate.