2 * mesh.h: definitions for the driver for the MESH SCSI bus adaptor
3 * (Macintosh Enhanced SCSI Hardware) found on Power Macintosh computers.
5 * Copyright (C) 1996 Paul Mackerras.
11 * Registers in the MESH controller.
15 unsigned char count_lo
;
17 unsigned char count_hi
;
21 unsigned char sequence
;
23 unsigned char bus_status0
;
25 unsigned char bus_status1
;
27 unsigned char fifo_count
;
29 unsigned char exception
;
33 unsigned char intr_mask
;
35 unsigned char interrupt
;
37 unsigned char source_id
;
39 unsigned char dest_id
;
41 unsigned char sync_params
;
43 unsigned char mesh_id
;
45 unsigned char sel_timeout
;
49 /* Bits in the sequence register. */
50 #define SEQ_DMA_MODE 0x80 /* use DMA for data transfer */
51 #define SEQ_TARGET 0x40 /* put the controller into target mode */
52 #define SEQ_ATN 0x20 /* assert ATN signal */
53 #define SEQ_ACTIVE_NEG 0x10 /* use active negation on REQ/ACK */
54 #define SEQ_CMD 0x0f /* command bits: */
55 #define SEQ_ARBITRATE 1 /* get the bus */
56 #define SEQ_SELECT 2 /* select a target */
57 #define SEQ_COMMAND 3 /* send a command */
58 #define SEQ_STATUS 4 /* receive status */
59 #define SEQ_DATAOUT 5 /* send data */
60 #define SEQ_DATAIN 6 /* receive data */
61 #define SEQ_MSGOUT 7 /* send a message */
62 #define SEQ_MSGIN 8 /* receive a message */
63 #define SEQ_BUSFREE 9 /* look for bus free */
64 #define SEQ_ENBPARITY 0x0a /* enable parity checking */
65 #define SEQ_DISPARITY 0x0b /* disable parity checking */
66 #define SEQ_ENBRESEL 0x0c /* enable reselection */
67 #define SEQ_DISRESEL 0x0d /* disable reselection */
68 #define SEQ_RESETMESH 0x0e /* reset the controller */
69 #define SEQ_FLUSHFIFO 0x0f /* clear out the FIFO */
71 /* Bits in the bus_status0 and bus_status1 registers:
72 these correspond directly to the SCSI bus control signals. */
83 /* Bus phases defined by the bits in bus_status0 */
84 #define BS0_PHASE (BS0_MSG+BS0_CD+BS0_IO)
86 #define BP_DATAIN BS0_IO
87 #define BP_COMMAND BS0_CD
88 #define BP_STATUS (BS0_CD+BS0_IO)
89 #define BP_MSGOUT (BS0_MSG+BS0_CD)
90 #define BP_MSGIN (BS0_MSG+BS0_CD+BS0_IO)
92 /* Bits in the exception register. */
93 #define EXC_SELWATN 0x20 /* (as target) we were selected with ATN */
94 #define EXC_SELECTED 0x10 /* (as target) we were selected w/o ATN */
95 #define EXC_RESELECTED 0x08 /* (as initiator) we were reselected */
96 #define EXC_ARBLOST 0x04 /* we lost arbitration */
97 #define EXC_PHASEMM 0x02 /* SCSI phase mismatch */
98 #define EXC_SELTO 0x01 /* selection timeout */
100 /* Bits in the error register */
101 #define ERR_UNEXPDISC 0x40 /* target unexpectedly disconnected */
102 #define ERR_SCSIRESET 0x20 /* SCSI bus got reset on us */
103 #define ERR_SEQERR 0x10 /* we did something the chip didn't like */
104 #define ERR_PARITY 0x01 /* parity error was detected */
106 /* Bits in the interrupt and intr_mask registers */
107 #define INT_ERROR 0x04 /* error interrupt */
108 #define INT_EXCEPTION 0x02 /* exception interrupt */
109 #define INT_CMDDONE 0x01 /* command done interrupt */
111 /* Fields in the sync_params register */
112 #define SYNC_OFF(x) ((x) >> 4) /* offset field */
113 #define SYNC_PER(x) ((x) & 0xf) /* period field */
114 #define SYNC_PARAMS(o, p) (((o) << 4) | (p))
115 #define ASYNC_PARAMS 2 /* sync_params value for async xfers */
118 * Assuming a clock frequency of 50MHz:
120 * The transfer period with SYNC_PER(sync_params) == x
121 * is (x + 2) * 40ns, except that x == 0 gives 100ns.
123 * The units of the sel_timeout register are 10ms.
This page took 0.03189 seconds and 5 git commands to generate.