[binutils, Arm] Add support for conditional instructions in Armv8.1-M Mainline
[deliverable/binutils-gdb.git] / gas / testsuite / gas / arm / mve-shift-bad.l
1 .*: Assembler messages:
2 .*: immediate value out of range -- `asrl r2,r3,#0'
3 .*: immediate value out of range -- `asrl r2,r3,#33'
4 .*: Error: Odd register not allowed here -- `asrl r1,r3,r5'
5 .*: Error: Even register not allowed here -- `lsll r2,r4,#5'
6 .*: Error: r15 not allowed here -- `lsll r2,r15,r5'
7 .*: Warning: instruction is UNPREDICTABLE with SP operand
8 .*: Error: registers may not be the same -- `sqrshrl r2,r3,r3'
9 .*: Error: registers may not be the same -- `sqrshr r2,r2'
10 .*: Error: registers may not be the same -- `uqrshll r2,r3,r2'
11 .*: Error: thumb conditional instruction should be in IT block -- `uqshlgt r2,#32'
12 .*: Error: constant expression required -- `urshrlle r2,r3,r5'
This page took 0.03018 seconds and 4 git commands to generate.