[PATCH 31/57][Arm][GAS] Add support for MVE instructions: vshrn[tb], vrshrn[tb],...
[deliverable/binutils-gdb.git] / gas / testsuite / gas / arm / mve-vqrshrn-bad.l
1 [^:]*: Assembler messages:
2 [^:]*:10: Error: bad type in SIMD instruction -- `vqrshrnt.s8 q0,q1,#1'
3 [^:]*:11: Error: bad type in SIMD instruction -- `vqrshrnt.s64 q0,q1,#1'
4 [^:]*:12: Error: immediate operand expected in the range \[1,8\] -- `vqrshrnt.s16 q0,q1,#0'
5 [^:]*:13: Error: immediate operand expected in the range \[1,8\] -- `vqrshrnt.s16 q0,q1,#9'
6 [^:]*:14: Error: immediate operand expected in the range \[1,16\] -- `vqrshrnt.s32 q0,q1,#0'
7 [^:]*:15: Error: immediate operand expected in the range \[1,16\] -- `vqrshrnt.s32 q0,q1,#17'
8 [^:]*:16: Error: bad type in SIMD instruction -- `vqrshrnb.s8 q0,q1,#1'
9 [^:]*:17: Error: bad type in SIMD instruction -- `vqrshrnb.s64 q0,q1,#1'
10 [^:]*:18: Error: immediate operand expected in the range \[1,8\] -- `vqrshrnb.s16 q0,q1,#0'
11 [^:]*:19: Error: immediate operand expected in the range \[1,8\] -- `vqrshrnb.s16 q0,q1,#9'
12 [^:]*:20: Error: immediate operand expected in the range \[1,16\] -- `vqrshrnb.s32 q0,q1,#0'
13 [^:]*:21: Error: immediate operand expected in the range \[1,16\] -- `vqrshrnb.s32 q0,q1,#17'
14 [^:]*:22: Error: bad type in SIMD instruction -- `vqrshrunt.s8 q0,q1,#1'
15 [^:]*:23: Error: bad type in SIMD instruction -- `vqrshrunt.s64 q0,q1,#1'
16 [^:]*:24: Error: immediate operand expected in the range \[1,8\] -- `vqrshrunt.s16 q0,q1,#0'
17 [^:]*:25: Error: immediate operand expected in the range \[1,8\] -- `vqrshrunt.s16 q0,q1,#9'
18 [^:]*:26: Error: immediate operand expected in the range \[1,16\] -- `vqrshrunt.s32 q0,q1,#0'
19 [^:]*:27: Error: immediate operand expected in the range \[1,16\] -- `vqrshrunt.s32 q0,q1,#17'
20 [^:]*:28: Error: bad type in SIMD instruction -- `vqrshrunt.u16 q0,q1,#1'
21 [^:]*:29: Error: bad type in SIMD instruction -- `vqrshrunb.s8 q0,q1,#1'
22 [^:]*:30: Error: bad type in SIMD instruction -- `vqrshrunb.s64 q0,q1,#1'
23 [^:]*:31: Error: immediate operand expected in the range \[1,8\] -- `vqrshrunb.s16 q0,q1,#0'
24 [^:]*:32: Error: immediate operand expected in the range \[1,8\] -- `vqrshrunb.s16 q0,q1,#9'
25 [^:]*:33: Error: immediate operand expected in the range \[1,16\] -- `vqrshrunb.s32 q0,q1,#0'
26 [^:]*:34: Error: immediate operand expected in the range \[1,16\] -- `vqrshrunb.s32 q0,q1,#17'
27 [^:]*:35: Error: bad type in SIMD instruction -- `vqrshrunb.u16 q0,q1,#1'
28 [^:]*:36: Warning: instruction is UNPREDICTABLE in an IT block
29 [^:]*:36: Warning: instruction is UNPREDICTABLE in an IT block
30 [^:]*:36: Warning: instruction is UNPREDICTABLE in an IT block
31 [^:]*:36: Warning: instruction is UNPREDICTABLE in an IT block
32 [^:]*:36: Warning: instruction is UNPREDICTABLE in an IT block
33 [^:]*:36: Warning: instruction is UNPREDICTABLE in an IT block
34 [^:]*:37: Warning: instruction is UNPREDICTABLE in an IT block
35 [^:]*:37: Warning: instruction is UNPREDICTABLE in an IT block
36 [^:]*:37: Warning: instruction is UNPREDICTABLE in an IT block
37 [^:]*:37: Warning: instruction is UNPREDICTABLE in an IT block
38 [^:]*:37: Warning: instruction is UNPREDICTABLE in an IT block
39 [^:]*:37: Warning: instruction is UNPREDICTABLE in an IT block
40 [^:]*:38: Warning: instruction is UNPREDICTABLE in an IT block
41 [^:]*:38: Warning: instruction is UNPREDICTABLE in an IT block
42 [^:]*:38: Warning: instruction is UNPREDICTABLE in an IT block
43 [^:]*:38: Warning: instruction is UNPREDICTABLE in an IT block
44 [^:]*:38: Warning: instruction is UNPREDICTABLE in an IT block
45 [^:]*:38: Warning: instruction is UNPREDICTABLE in an IT block
46 [^:]*:39: Warning: instruction is UNPREDICTABLE in an IT block
47 [^:]*:39: Warning: instruction is UNPREDICTABLE in an IT block
48 [^:]*:39: Warning: instruction is UNPREDICTABLE in an IT block
49 [^:]*:39: Warning: instruction is UNPREDICTABLE in an IT block
50 [^:]*:39: Warning: instruction is UNPREDICTABLE in an IT block
51 [^:]*:39: Warning: instruction is UNPREDICTABLE in an IT block
52 [^:]*:41: Error: syntax error -- `vqrshrnteq.s16 q0,q1,#1'
53 [^:]*:42: Error: syntax error -- `vqrshrnteq.s16 q0,q1,#1'
54 [^:]*:44: Error: syntax error -- `vqrshrnteq.s16 q0,q1,#1'
55 [^:]*:45: Error: vector predicated instruction should be in VPT/VPST block -- `vqrshrntt.s16 q0,q1,#1'
56 [^:]*:47: Error: instruction missing MVE vector predication code -- `vqrshrnt.s16 q0,q1,#1'
57 [^:]*:49: Error: syntax error -- `vqrshrnbeq.s16 q0,q1,#1'
58 [^:]*:50: Error: syntax error -- `vqrshrnbeq.s16 q0,q1,#1'
59 [^:]*:52: Error: syntax error -- `vqrshrnbeq.s16 q0,q1,#1'
60 [^:]*:53: Error: vector predicated instruction should be in VPT/VPST block -- `vqrshrnbt.s16 q0,q1,#1'
61 [^:]*:55: Error: instruction missing MVE vector predication code -- `vqrshrnb.s16 q0,q1,#1'
62 [^:]*:57: Error: syntax error -- `vqrshrunteq.s16 q0,q1,#1'
63 [^:]*:58: Error: syntax error -- `vqrshrunteq.s16 q0,q1,#1'
64 [^:]*:60: Error: syntax error -- `vqrshrunteq.s16 q0,q1,#1'
65 [^:]*:61: Error: vector predicated instruction should be in VPT/VPST block -- `vqrshruntt.s16 q0,q1,#1'
66 [^:]*:63: Error: instruction missing MVE vector predication code -- `vqrshrunt.s16 q0,q1,#1'
67 [^:]*:65: Error: syntax error -- `vqrshrunbeq.s16 q0,q1,#1'
68 [^:]*:66: Error: syntax error -- `vqrshrunbeq.s16 q0,q1,#1'
69 [^:]*:68: Error: syntax error -- `vqrshrunbeq.s16 q0,q1,#1'
70 [^:]*:69: Error: vector predicated instruction should be in VPT/VPST block -- `vqrshrunbt.s16 q0,q1,#1'
71 [^:]*:71: Error: instruction missing MVE vector predication code -- `vqrshrunb.s16 q0,q1,#1'
This page took 0.044326 seconds and 4 git commands to generate.