x86: fold SReg{2,3}
[deliverable/binutils-gdb.git] / gas / testsuite / gas / i386 / ilp32 / x86-64-rep.d
1 #source: ../x86-64-rep.s
2 #objdump: -dw
3 #name: x86-64 (ILP32) rep prefix
4
5 .*: +file format .*
6
7 Disassembly of section .text:
8
9 0+ <_start>:
10 0: f3 6c[ ]+rep insb \(%dx\),%es:\(%rdi\)
11 2: f3 6e[ ]+rep outsb %ds:\(%rsi\),\(%dx\)
12 4: f3 a4[ ]+rep movsb %ds:\(%rsi\),%es:\(%rdi\)
13 6: f3 ac[ ]+rep lods %ds:\(%rsi\),%al
14 8: f3 aa[ ]+rep stos %al,%es:\(%rdi\)
15 a: f3 a6[ ]+repz cmpsb %es:\(%rdi\),%ds:\(%rsi\)
16 c: f3 ae[ ]+repz scas %es:\(%rdi\),%al
17 e: 66 f3 6d[ ]+rep insw \(%dx\),%es:\(%rdi\)
18 11: 66 f3 6f[ ]+rep outsw %ds:\(%rsi\),\(%dx\)
19 14: 66 f3 a5[ ]+rep movsw %ds:\(%rsi\),%es:\(%rdi\)
20 17: 66 f3 ad[ ]+rep lods %ds:\(%rsi\),%ax
21 1a: 66 f3 ab[ ]+rep stos %ax,%es:\(%rdi\)
22 1d: 66 f3 a7[ ]+repz cmpsw %es:\(%rdi\),%ds:\(%rsi\)
23 20: 66 f3 af[ ]+repz scas %es:\(%rdi\),%ax
24 23: f3 6d[ ]+rep insl \(%dx\),%es:\(%rdi\)
25 25: f3 6f[ ]+rep outsl %ds:\(%rsi\),\(%dx\)
26 27: f3 a5[ ]+rep movsl %ds:\(%rsi\),%es:\(%rdi\)
27 29: f3 ad[ ]+rep lods %ds:\(%rsi\),%eax
28 2b: f3 ab[ ]+rep stos %eax,%es:\(%rdi\)
29 2d: f3 a7[ ]+repz cmpsl %es:\(%rdi\),%ds:\(%rsi\)
30 2f: f3 af[ ]+repz scas %es:\(%rdi\),%eax
31 31: f3 48 a5[ ]+rep movsq %ds:\(%rsi\),%es:\(%rdi\)
32 34: f3 48 ad[ ]+rep lods %ds:\(%rsi\),%rax
33 37: f3 48 ab[ ]+rep stos %rax,%es:\(%rdi\)
34 3a: f3 48 a7[ ]+repz cmpsq %es:\(%rdi\),%ds:\(%rsi\)
35 3d: f3 48 af[ ]+repz scas %es:\(%rdi\),%rax
36 40: 67 f3 6c[ ]+rep insb \(%dx\),%es:\(%edi\)
37 43: 67 f3 6e[ ]+rep outsb %ds:\(%esi\),\(%dx\)
38 46: 67 f3 a4[ ]+rep movsb %ds:\(%esi\),%es:\(%edi\)
39 49: 67 f3 ac[ ]+rep lods %ds:\(%esi\),%al
40 4c: 67 f3 aa[ ]+rep stos %al,%es:\(%edi\)
41 4f: 67 f3 a6[ ]+repz cmpsb %es:\(%edi\),%ds:\(%esi\)
42 52: 67 f3 ae[ ]+repz scas %es:\(%edi\),%al
43 55: 67 66 f3 6d[ ]+rep insw \(%dx\),%es:\(%edi\)
44 59: 67 66 f3 6f[ ]+rep outsw %ds:\(%esi\),\(%dx\)
45 5d: 67 66 f3 a5[ ]+rep movsw %ds:\(%esi\),%es:\(%edi\)
46 61: 67 66 f3 ad[ ]+rep lods %ds:\(%esi\),%ax
47 65: 67 66 f3 ab[ ]+rep stos %ax,%es:\(%edi\)
48 69: 67 66 f3 a7[ ]+repz cmpsw %es:\(%edi\),%ds:\(%esi\)
49 6d: 67 66 f3 af[ ]+repz scas %es:\(%edi\),%ax
50 71: 67 f3 6d[ ]+rep insl \(%dx\),%es:\(%edi\)
51 74: 67 f3 6f[ ]+rep outsl %ds:\(%esi\),\(%dx\)
52 77: 67 f3 a5[ ]+rep movsl %ds:\(%esi\),%es:\(%edi\)
53 7a: 67 f3 ad[ ]+rep lods %ds:\(%esi\),%eax
54 7d: 67 f3 ab[ ]+rep stos %eax,%es:\(%edi\)
55 80: 67 f3 a7[ ]+repz cmpsl %es:\(%edi\),%ds:\(%esi\)
56 83: 67 f3 af[ ]+repz scas %es:\(%edi\),%eax
57 86: 67 f3 48 a5[ ]+rep movsq %ds:\(%esi\),%es:\(%edi\)
58 8a: 67 f3 48 ad[ ]+rep lods %ds:\(%esi\),%rax
59 8e: 67 f3 48 ab[ ]+rep stos %rax,%es:\(%edi\)
60 92: 67 f3 48 a7[ ]+repz cmpsq %es:\(%edi\),%ds:\(%esi\)
61 96: 67 f3 48 af[ ]+repz scas %es:\(%edi\),%rax
62 #pass
This page took 0.055129 seconds and 4 git commands to generate.