i386: Also check R12-R15 registers when optimizing testq to testb
[deliverable/binutils-gdb.git] / gas / testsuite / gas / i386 / x86-64-reg-intel.d
1 #source: x86-64-reg.s
2 #as: -J
3 #objdump: -dw -Mintel
4 #name: x86-64 reg (Intel mode)
5
6 .*: +file format .*
7
8 Disassembly of section .text:
9
10 0+ <_start>:
11 [ ]*[a-f0-9]+: 0f 71 d6 02 psrlw mm6,0x2
12 [ ]*[a-f0-9]+: 66 41 0f 71 d2 02 psrlw xmm10,0x2
13 [ ]*[a-f0-9]+: 0f 71 e6 02 psraw mm6,0x2
14 [ ]*[a-f0-9]+: 66 41 0f 71 e2 02 psraw xmm10,0x2
15 [ ]*[a-f0-9]+: 0f 71 f6 02 psllw mm6,0x2
16 [ ]*[a-f0-9]+: 66 41 0f 71 f2 02 psllw xmm10,0x2
17 [ ]*[a-f0-9]+: 0f 72 d6 02 psrld mm6,0x2
18 [ ]*[a-f0-9]+: 66 41 0f 72 d2 02 psrld xmm10,0x2
19 [ ]*[a-f0-9]+: 0f 72 e6 02 psrad mm6,0x2
20 [ ]*[a-f0-9]+: 66 41 0f 72 e2 02 psrad xmm10,0x2
21 [ ]*[a-f0-9]+: 0f 72 f6 02 pslld mm6,0x2
22 [ ]*[a-f0-9]+: 66 41 0f 72 f2 02 pslld xmm10,0x2
23 [ ]*[a-f0-9]+: 0f 73 d6 02 psrlq mm6,0x2
24 [ ]*[a-f0-9]+: 66 41 0f 73 d2 02 psrlq xmm10,0x2
25 [ ]*[a-f0-9]+: 66 41 0f 73 da 02 psrldq xmm10,0x2
26 [ ]*[a-f0-9]+: 0f 73 f6 02 psllq mm6,0x2
27 [ ]*[a-f0-9]+: 66 41 0f 73 f2 02 psllq xmm10,0x2
28 [ ]*[a-f0-9]+: 66 41 0f 73 fa 02 pslldq xmm10,0x2
29 [ ]*[a-f0-9]+: 40 80 c0 01[ ]+add al,0x1
30 [ ]*[a-f0-9]+: 40 80 c1 01[ ]+add cl,0x1
31 [ ]*[a-f0-9]+: 40 80 c2 01[ ]+add dl,0x1
32 [ ]*[a-f0-9]+: 40 80 c3 01[ ]+add bl,0x1
33 [ ]*[a-f0-9]+: 40 80 c4 01[ ]+add spl,0x1
34 [ ]*[a-f0-9]+: 40 80 c5 01[ ]+add bpl,0x1
35 [ ]*[a-f0-9]+: 40 80 c6 01[ ]+add sil,0x1
36 [ ]*[a-f0-9]+: 40 80 c7 01[ ]+add dil,0x1
37 [ ]*[a-f0-9]+: 0f 71 d6 02 psrlw mm6,0x2
38 [ ]*[a-f0-9]+: 66 0f 71 d2 02 psrlw xmm2,0x2
39 [ ]*[a-f0-9]+: 0f 71 e6 02 psraw mm6,0x2
40 [ ]*[a-f0-9]+: 66 0f 71 e2 02 psraw xmm2,0x2
41 [ ]*[a-f0-9]+: 0f 71 f6 02 psllw mm6,0x2
42 [ ]*[a-f0-9]+: 66 0f 71 f2 02 psllw xmm2,0x2
43 [ ]*[a-f0-9]+: 0f 72 d6 02 psrld mm6,0x2
44 [ ]*[a-f0-9]+: 66 0f 72 d2 02 psrld xmm2,0x2
45 [ ]*[a-f0-9]+: 0f 72 e6 02 psrad mm6,0x2
46 [ ]*[a-f0-9]+: 66 0f 72 e2 02 psrad xmm2,0x2
47 [ ]*[a-f0-9]+: 0f 72 f6 02 pslld mm6,0x2
48 [ ]*[a-f0-9]+: 66 0f 72 f2 02 pslld xmm2,0x2
49 [ ]*[a-f0-9]+: 0f 73 d6 02 psrlq mm6,0x2
50 [ ]*[a-f0-9]+: 66 0f 73 d2 02 psrlq xmm2,0x2
51 [ ]*[a-f0-9]+: 66 0f 73 da 02 psrldq xmm2,0x2
52 [ ]*[a-f0-9]+: 0f 73 f6 02 psllq mm6,0x2
53 [ ]*[a-f0-9]+: 66 0f 73 f2 02 psllq xmm2,0x2
54 [ ]*[a-f0-9]+: 66 0f 73 fa 02 pslldq xmm2,0x2
55 #pass
This page took 0.032266 seconds and 4 git commands to generate.