* rs6000-tdep.c: Do not include "rs6000-tdep.h".
[deliverable/binutils-gdb.git] / gdb / ppc-tdep.h
1 /* Target-dependent code for GDB, the GNU debugger.
2
3 Copyright (C) 2000, 2001, 2002, 2003, 2004, 2005, 2007, 2008
4 Free Software Foundation, Inc.
5
6 This file is part of GDB.
7
8 This program is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 3 of the License, or
11 (at your option) any later version.
12
13 This program is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19 along with this program. If not, see <http://www.gnu.org/licenses/>. */
20
21 #ifndef PPC_TDEP_H
22 #define PPC_TDEP_H
23
24 struct gdbarch;
25 struct frame_info;
26 struct value;
27 struct regcache;
28 struct type;
29
30 /* From ppc-sysv-tdep.c ... */
31 enum return_value_convention ppc_sysv_abi_return_value (struct gdbarch *gdbarch,
32 struct type *func_type,
33 struct type *valtype,
34 struct regcache *regcache,
35 gdb_byte *readbuf,
36 const gdb_byte *writebuf);
37 enum return_value_convention ppc_sysv_abi_broken_return_value (struct gdbarch *gdbarch,
38 struct type *func_type,
39 struct type *valtype,
40 struct regcache *regcache,
41 gdb_byte *readbuf,
42 const gdb_byte *writebuf);
43 CORE_ADDR ppc_sysv_abi_push_dummy_call (struct gdbarch *gdbarch,
44 struct value *function,
45 struct regcache *regcache,
46 CORE_ADDR bp_addr, int nargs,
47 struct value **args, CORE_ADDR sp,
48 int struct_return,
49 CORE_ADDR struct_addr);
50 CORE_ADDR ppc64_sysv_abi_push_dummy_call (struct gdbarch *gdbarch,
51 struct value *function,
52 struct regcache *regcache,
53 CORE_ADDR bp_addr, int nargs,
54 struct value **args, CORE_ADDR sp,
55 int struct_return,
56 CORE_ADDR struct_addr);
57 CORE_ADDR ppc64_sysv_abi_adjust_breakpoint_address (struct gdbarch *gdbarch,
58 CORE_ADDR bpaddr);
59
60 enum return_value_convention ppc64_sysv_abi_return_value (struct gdbarch *gdbarch,
61 struct type *func_type,
62 struct type *valtype,
63 struct regcache *regcache,
64 gdb_byte *readbuf,
65 const gdb_byte *writebuf);
66
67 /* From rs6000-tdep.c... */
68 int altivec_register_p (struct gdbarch *gdbarch, int regno);
69 int spe_register_p (struct gdbarch *gdbarch, int regno);
70
71 /* Return non-zero if the architecture described by GDBARCH has
72 floating-point registers (f0 --- f31 and fpscr). */
73 int ppc_floating_point_unit_p (struct gdbarch *gdbarch);
74
75 /* Return non-zero if the architecture described by GDBARCH has
76 Altivec registers (vr0 --- vr31, vrsave and vscr). */
77 int ppc_altivec_support_p (struct gdbarch *gdbarch);
78
79 int ppc_deal_with_atomic_sequence (struct frame_info *frame);
80
81
82 /* Register set description. */
83
84 struct ppc_reg_offsets
85 {
86 /* General-purpose registers. */
87 int r0_offset;
88 int gpr_size; /* size for r0-31, pc, ps, lr, ctr. */
89 int xr_size; /* size for cr, xer, mq. */
90 int pc_offset;
91 int ps_offset;
92 int cr_offset;
93 int lr_offset;
94 int ctr_offset;
95 int xer_offset;
96 int mq_offset;
97
98 /* Floating-point registers. */
99 int f0_offset;
100 int fpscr_offset;
101 int fpscr_size;
102
103 /* AltiVec registers. */
104 int vr0_offset;
105 int vscr_offset;
106 int vrsave_offset;
107 };
108
109 extern void ppc_supply_reg (struct regcache *regcache, int regnum,
110 const gdb_byte *regs, size_t offset, int regsize);
111
112 extern void ppc_collect_reg (const struct regcache *regcache, int regnum,
113 gdb_byte *regs, size_t offset, int regsize);
114
115 /* Supply register REGNUM in the general-purpose register set REGSET
116 from the buffer specified by GREGS and LEN to register cache
117 REGCACHE. If REGNUM is -1, do this for all registers in REGSET. */
118
119 extern void ppc_supply_gregset (const struct regset *regset,
120 struct regcache *regcache,
121 int regnum, const void *gregs, size_t len);
122
123 /* Supply register REGNUM in the floating-point register set REGSET
124 from the buffer specified by FPREGS and LEN to register cache
125 REGCACHE. If REGNUM is -1, do this for all registers in REGSET. */
126
127 extern void ppc_supply_fpregset (const struct regset *regset,
128 struct regcache *regcache,
129 int regnum, const void *fpregs, size_t len);
130
131 /* Supply register REGNUM in the Altivec register set REGSET
132 from the buffer specified by VRREGS and LEN to register cache
133 REGCACHE. If REGNUM is -1, do this for all registers in REGSET. */
134
135 extern void ppc_supply_vrregset (const struct regset *regset,
136 struct regcache *regcache,
137 int regnum, const void *vrregs, size_t len);
138
139 /* Collect register REGNUM in the general-purpose register set
140 REGSET. from register cache REGCACHE into the buffer specified by
141 GREGS and LEN. If REGNUM is -1, do this for all registers in
142 REGSET. */
143
144 extern void ppc_collect_gregset (const struct regset *regset,
145 const struct regcache *regcache,
146 int regnum, void *gregs, size_t len);
147
148 /* Collect register REGNUM in the floating-point register set
149 REGSET. from register cache REGCACHE into the buffer specified by
150 FPREGS and LEN. If REGNUM is -1, do this for all registers in
151 REGSET. */
152
153 extern void ppc_collect_fpregset (const struct regset *regset,
154 const struct regcache *regcache,
155 int regnum, void *fpregs, size_t len);
156
157 /* Collect register REGNUM in the Altivec register set
158 REGSET from register cache REGCACHE into the buffer specified by
159 VRREGS and LEN. If REGNUM is -1, do this for all registers in
160 REGSET. */
161
162 extern void ppc_collect_vrregset (const struct regset *regset,
163 const struct regcache *regcache,
164 int regnum, void *vrregs, size_t len);
165
166 /* Private data that this module attaches to struct gdbarch. */
167
168 /* Vector ABI used by the inferior. */
169 enum powerpc_vector_abi
170 {
171 POWERPC_VEC_AUTO,
172 POWERPC_VEC_GENERIC,
173 POWERPC_VEC_ALTIVEC,
174 POWERPC_VEC_SPE,
175 POWERPC_VEC_LAST
176 };
177
178 struct gdbarch_tdep
179 {
180 int wordsize; /* Size in bytes of fixed-point word. */
181 int soft_float; /* Avoid FP registers for arguments? */
182
183 /* How to pass vector arguments. Never set to AUTO or LAST. */
184 enum powerpc_vector_abi vector_abi;
185
186 int ppc_gp0_regnum; /* GPR register 0 */
187 int ppc_toc_regnum; /* TOC register */
188 int ppc_ps_regnum; /* Processor (or machine) status (%msr) */
189 int ppc_cr_regnum; /* Condition register */
190 int ppc_lr_regnum; /* Link register */
191 int ppc_ctr_regnum; /* Count register */
192 int ppc_xer_regnum; /* Integer exception register */
193
194 /* Not all PPC and RS6000 variants will have the registers
195 represented below. A -1 is used to indicate that the register
196 is not present in this variant. */
197
198 /* Floating-point registers. */
199 int ppc_fp0_regnum; /* floating-point register 0 */
200 int ppc_fpscr_regnum; /* fp status and condition register */
201
202 /* Multiplier-Quotient Register (older POWER architectures only). */
203 int ppc_mq_regnum;
204
205 /* Altivec registers. */
206 int ppc_vr0_regnum; /* First AltiVec register */
207 int ppc_vrsave_regnum; /* Last AltiVec register */
208
209 /* SPE registers. */
210 int ppc_ev0_upper_regnum; /* First GPR upper half register */
211 int ppc_ev0_regnum; /* First ev register */
212 int ppc_acc_regnum; /* SPE 'acc' register */
213 int ppc_spefscr_regnum; /* SPE 'spefscr' register */
214
215 /* Decimal 128 registers. */
216 int ppc_dl0_regnum; /* First Decimal128 argument register pair. */
217
218 /* Offset to ABI specific location where link register is saved. */
219 int lr_frame_offset;
220
221 /* An array of integers, such that sim_regno[I] is the simulator
222 register number for GDB register number I, or -1 if the
223 simulator does not implement that register. */
224 int *sim_regno;
225
226 /* ISA-specific types. */
227 struct type *ppc_builtin_type_vec64;
228 };
229
230
231 /* Constants for register set sizes. */
232 enum
233 {
234 ppc_num_gprs = 32, /* 32 general-purpose registers */
235 ppc_num_fprs = 32, /* 32 floating-point registers */
236 ppc_num_srs = 16, /* 16 segment registers */
237 ppc_num_vrs = 32 /* 32 Altivec vector registers */
238 };
239
240
241 /* Register number constants. These are GDB internal register
242 numbers; they are not used for the simulator or remote targets.
243 Extra SPRs (those other than MQ, CTR, LR, XER, SPEFSCR) are given
244 numbers above PPC_NUM_REGS. So are segment registers and other
245 target-defined registers. */
246 enum {
247 PPC_R0_REGNUM = 0,
248 PPC_F0_REGNUM = 32,
249 PPC_PC_REGNUM = 64,
250 PPC_MSR_REGNUM = 65,
251 PPC_CR_REGNUM = 66,
252 PPC_LR_REGNUM = 67,
253 PPC_CTR_REGNUM = 68,
254 PPC_XER_REGNUM = 69,
255 PPC_FPSCR_REGNUM = 70,
256 PPC_MQ_REGNUM = 71,
257 PPC_SPE_UPPER_GP0_REGNUM = 72,
258 PPC_SPE_ACC_REGNUM = 104,
259 PPC_SPE_FSCR_REGNUM = 105,
260 PPC_VR0_REGNUM = 106,
261 PPC_VSCR_REGNUM = 138,
262 PPC_VRSAVE_REGNUM = 139,
263 PPC_NUM_REGS
264 };
265
266
267 /* Instruction size. */
268 #define PPC_INSN_SIZE 4
269
270 /* Estimate for the maximum number of instrctions in a function epilogue. */
271 #define PPC_MAX_EPILOGUE_INSTRUCTIONS 52
272
273 #endif /* ppc-tdep.h */
This page took 0.060235 seconds and 5 git commands to generate.