[PowerPC] Aliases for vector registers
[deliverable/binutils-gdb.git] / gdb / testsuite / gdb.arch / altivec-regs.exp
1 # Copyright (C) 2002-2019 Free Software Foundation, Inc.
2 #
3 # This program is free software; you can redistribute it and/or modify
4 # it under the terms of the GNU General Public License as published by
5 # the Free Software Foundation; either version 3 of the License, or
6 # (at your option) any later version.
7 #
8 # This program is distributed in the hope that it will be useful,
9 # but WITHOUT ANY WARRANTY; without even the implied warranty of
10 # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 # GNU General Public License for more details.
12 #
13 # You should have received a copy of the GNU General Public License
14 # along with this program. If not, see <http://www.gnu.org/licenses/>.
15 #
16
17 # Tests for Powerpc AltiVec register setting and fetching
18
19 #
20 # Test the use of registers, especially AltiVec registers, for Powerpc.
21 # This file uses altivec-regs.c for input.
22 #
23
24
25 if {![istarget "powerpc*"] || [skip_altivec_tests]} then {
26 verbose "Skipping altivec register tests."
27 return
28 }
29
30 standard_testfile
31
32 set compile_flags {debug nowarnings}
33 if [get_compiler_info] {
34 warning "get_compiler failed"
35 return -1
36 }
37
38 if [test_compiler_info gcc*] {
39 set compile_flags "$compile_flags additional_flags=-maltivec additional_flags=-mabi=altivec"
40 } elseif [test_compiler_info xlc*] {
41 set compile_flags "$compile_flags additional_flags=-qaltivec"
42 } else {
43 warning "unknown compiler"
44 return -1
45 }
46
47 if { [gdb_compile ${srcdir}/${subdir}/${srcfile} ${binfile} executable $compile_flags] != "" } {
48 untested "failed to compile"
49 return -1
50 }
51
52 gdb_start
53 gdb_reinitialize_dir $srcdir/$subdir
54 gdb_load ${binfile}
55
56 #
57 # Run to `main' where we begin our tests.
58 #
59
60 if ![runto_main] then {
61 fail "can't run to main"
62 return 0
63 }
64
65 gdb_test "set print frame-arguments all"
66
67 # set all the registers integer portions to 1
68 for {set i 0} {$i < 32} {incr i 1} {
69 for {set j 0} {$j < 4} {incr j 1} {
70 gdb_test "set \$vr$i.v4_int32\[$j\] = 1" "" "set reg vr$i.v4si.f\[$j\]"
71 }
72 }
73
74 gdb_test "set \$vscr = 1" "" ""
75 gdb_test "set \$vrsave = 1" "" ""
76
77 # Now execute some target code, so that GDB's register cache is flushed.
78
79 gdb_test "next" "" ""
80
81 set endianness [get_endianness]
82
83 # And then read the AltiVec registers back, to see that
84 # a) the register write above worked, and
85 # b) the register read (below) also works.
86
87 if {$endianness == "big"} {
88 set vector_register ".uint128 = 0x1000000010000000100000001, v4_float = .0x0, 0x0, 0x0, 0x0., v4_int32 = .0x1, 0x1, 0x1, 0x1., v8_int16 = .0x0, 0x1, 0x0, 0x1, 0x0, 0x1, 0x0, 0x1., v16_int8 = .0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1.."
89 } else {
90 set vector_register ".uint128 = 0x1000000010000000100000001, v4_float = .0x0, 0x0, 0x0, 0x0., v4_int32 = .0x1, 0x1, 0x1, 0x1., v8_int16 = .0x1, 0x0, 0x1, 0x0, 0x1, 0x0, 0x1, 0x0., v16_int8 = .0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0.."
91 }
92
93 for {set i 0} {$i < 32} {incr i 1} {
94 gdb_test "info reg vr$i" "vr$i.*$vector_register" "info reg vr$i"
95 gdb_test "info reg v$i" "v$i.*$vector_register" "info reg v$i"
96 }
97
98 gdb_test "info reg vrsave" "vrsave.*0x1\[ \t\]+1" "info reg vrsave"
99 gdb_test "info reg vscr" "vscr.*0x1\[ \t\]+1" "info reg vscr"
100
101 # Now redo the same tests, but using the print command.
102 # Note: in LE case, the char array is printed WITHOUT the last character.
103 # Gdb treats the terminating null char in the array like the terminating
104 # null char in a string and doesn't print it. This is not a failure, but
105 # the way gdb works.
106
107 if {$endianness == "big"} {
108 set decimal_vector ".uint128 = 79228162532711081671548469249, v4_float = .1.*e-45, 1.*e-45, 1.*e-45, 1.*e-45., v4_int32 = .1, 1, 1, 1., v8_int16 = .0, 1, 0, 1, 0, 1, 0, 1., v16_int8 = .0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1.."
109 } else {
110 set decimal_vector ".uint128 = 79228162532711081671548469249, v4_float = .1.*e-45, 1.*e-45, 1.*e-45, 1.*e-45., v4_int32 = .1, 1, 1, 1., v8_int16 = .1, 0, 1, 0, 1, 0, 1, 0., v16_int8 = .1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0.."
111 }
112
113 for {set i 0} {$i < 32} {incr i 1} {
114 gdb_test "print \$vr$i" ".* = $decimal_vector" "print vr$i"
115 gdb_test "print \$v$i" ".* = $decimal_vector" "print v$i"
116 }
117
118 gdb_test "print \$vrsave" ".* = 1" "print vrsave"
119 gdb_test "print \$vscr" ".* = 1" "print vscr"
120
121 for {set i 0} {$i < 32} {incr i 1} {
122 lappend pattern_list "vr$i\[ \t\]+$vector_register"
123 }
124
125 lappend pattern_list "vscr\[ \t\]+0x1"
126 lappend pattern_list "vrsave\[ \t\]+0x1"
127
128 send_gdb "info vector\n"
129 gdb_expect_list "info vector" ".*$gdb_prompt $" $pattern_list
130
131 gdb_test "break vector_fun" \
132 "Breakpoint 2 at.*altivec-regs.c, line \[0-9\]+\\." \
133 "set breakpoint at vector_fun"
134
135 # Actually it is nuch easier to see these results printed in hex.
136 gdb_test "set output-radix 16" \
137 "Output radix now set to decimal 16, hex 10, octal 20." \
138 "set output radix to hex"
139
140 gdb_test "continue" \
141 "Breakpoint 2, vector_fun .a=.0xfefefefe, 0xfefefefe, 0xfefefefe, 0xfefefefe., b=.0x1010101, 0x1010101, 0x1010101, 0x1010101.*altivec-regs.c.*vec_splat_u8.2..;" \
142 "continue to vector_fun"
143
144 # Do a next over the assignment to vector 'a'.
145 gdb_test "next" ".*b = \\(\\(vector unsigned int\\) vec_splat_u8\\(3\\)\\);" \
146 "next (1)"
147
148 # Do a next over the assignment to vector 'b'.
149 gdb_test "next" "c = vec_add \\(a, b\\);" \
150 "next (2)"
151
152 # Now 'a' should be '0x02020202...' and 'b' should be '0x03030303...'
153 gdb_test "print/x a" \
154 ".*= .0x2020202, 0x2020202, 0x2020202, 0x2020202." \
155 "print vector parameter a"
156
157 gdb_test "print/x b" \
158 ".*= .0x3030303, 0x3030303, 0x3030303, 0x3030303." \
159 "print vector parameter b"
160
161 # If we do an 'up' now, and print 'x' and 'y' we should see the values they
162 # have in main, not the values they have in vector_fun.
163 gdb_test "up" ".1.*main \\(\\) at.*altivec-regs.c.*z = vector_fun \\(x, y\\);" \
164 "up to main"
165
166 gdb_test "print/x x" \
167 ".*= .0xfefefefe, 0xfefefefe, 0xfefefefe, 0xfefefefe." \
168 "print vector x"
169
170 gdb_test "print/x y" \
171 ".*= .0x1010101, 0x1010101, 0x1010101, 0x1010101." \
172 "print vector y"
173
174 # now go back to vector_func and do a finish, to see if we can print the return
175 # value correctly.
176
177 gdb_test "down" \
178 ".0 vector_fun \\(a=.0x2020202, 0x2020202, 0x2020202, 0x2020202., b=.0x3030303, 0x3030303, 0x3030303, 0x3030303.\\) at.*altivec-regs.c.*c = vec_add \\(a, b\\);" \
179 "down to vector_fun"
180
181 gdb_test "finish" \
182 "Run till exit from .0 vector_fun \\(a=.0x2020202, 0x2020202, 0x2020202, 0x2020202., b=.0x3030303, 0x3030303, 0x3030303, 0x3030303.\\) at.*altivec-regs.c.*in main \\(\\) at.*altivec-regs.c.*z = vector_fun \\(x, y\\);.*Value returned is.*= .0x5050505, 0x5050505, 0x5050505, 0x5050505." \
183 "finish returned correct value"
184
185
186
This page took 0.04298 seconds and 4 git commands to generate.