include/asm-parisc/ropes.h

   1 #ifndef _ASM_PARISC_ROPES_H_
   2 #define _ASM_PARISC_ROPES_H_
   3
   4 #ifdef CONFIG_64BIT
   5 /* "low end" PA8800 machines use ZX1 chipset: PAT PDC and only run 64-bit */
   6 #define ZX1_SUPPORT
   7 #endif
   8
   9 #ifdef CONFIG_PROC_FS
  10 /* depends on proc fs support. But costs CPU performance */
  11 #undef SBA_COLLECT_STATS
  12 #endif
  13
  14 /*
  15 ** The number of pdir entries to "free" before issueing
  16 ** a read to PCOM register to flush out PCOM writes.
  17 ** Interacts with allocation granularity (ie 4 or 8 entries
  18 ** allocated and free'd/purged at a time might make this
  19 ** less interesting).
  20 */
  21 #define DELAYED_RESOURCE_CNT    16
  22
  23 #define MAX_IOC         2       /* per Ike. Pluto/Astro only have 1. */
  24 #define ROPES_PER_IOC   8       /* per Ike half or Pluto/Astro */
  25
  26 struct ioc {
  27         void __iomem    *ioc_hpa;       /* I/O MMU base address */
  28         char            *res_map;       /* resource map, bit == pdir entry */
  29         u64             *pdir_base;     /* physical base address */
  30         unsigned long   ibase;          /* pdir IOV Space base - shared w/lba_pci */
  31         unsigned long   imask;          /* pdir IOV Space mask - shared w/lba_pci */
  32 #ifdef ZX1_SUPPORT
  33         unsigned long   iovp_mask;      /* help convert IOVA to IOVP */
  34 #endif
  35         unsigned long   *res_hint;      /* next avail IOVP - circular search */
  36         spinlock_t      res_lock;
  37         unsigned int    res_bitshift;   /* from the LEFT! */
  38         unsigned int    res_size;       /* size of resource map in bytes */
  39 #ifdef SBA_HINT_SUPPORT
  40 /* FIXME : DMA HINTs not used */
  41         unsigned long   hint_mask_pdir; /* bits used for DMA hints */
  42         unsigned int    hint_shift_pdir;
  43 #endif
  44 #if DELAYED_RESOURCE_CNT > 0
  45         int             saved_cnt;
  46         struct sba_dma_pair {
  47                         dma_addr_t      iova;
  48                         size_t          size;
  49         } saved[DELAYED_RESOURCE_CNT];
  50 #endif
  51
  52 #ifdef SBA_COLLECT_STATS
  53 #define SBA_SEARCH_SAMPLE       0x100
  54         unsigned long   avg_search[SBA_SEARCH_SAMPLE];
  55         unsigned long   avg_idx;        /* current index into avg_search */
  56         unsigned long   used_pages;
  57         unsigned long   msingle_calls;
  58         unsigned long   msingle_pages;
  59         unsigned long   msg_calls;
  60         unsigned long   msg_pages;
  61         unsigned long   usingle_calls;
  62         unsigned long   usingle_pages;
  63         unsigned long   usg_calls;
  64         unsigned long   usg_pages;
  65 #endif
  66         /* STUFF We don't need in performance path */
  67         unsigned int    pdir_size;      /* in bytes, determined by IOV Space size */
  68 };
  69
  70 struct sba_device {
  71         struct sba_device       *next;  /* list of SBA's in system */
  72         struct parisc_device    *dev;   /* dev found in bus walk */
  73         const char              *name;
  74         void __iomem            *sba_hpa; /* base address */
  75         spinlock_t              sba_lock;
  76         unsigned int            flags;  /* state/functionality enabled */
  77         unsigned int            hw_rev;  /* HW revision of chip */
  78
  79         struct resource         chip_resv; /* MMIO reserved for chip */
  80         struct resource         iommu_resv; /* MMIO reserved for iommu */
  81
  82         unsigned int            num_ioc;  /* number of on-board IOC's */
  83         struct ioc              ioc[MAX_IOC];
  84 };
  85
  86 #define ASTRO_RUNWAY_PORT       0x582
  87 #define IKE_MERCED_PORT         0x803
  88 #define REO_MERCED_PORT         0x804
  89 #define REOG_MERCED_PORT        0x805
  90 #define PLUTO_MCKINLEY_PORT     0x880
  91
  92 static inline int IS_ASTRO(struct parisc_device *d) {
  93         return d->id.hversion == ASTRO_RUNWAY_PORT;
  94 }
  95
  96 static inline int IS_IKE(struct parisc_device *d) {
  97         return d->id.hversion == IKE_MERCED_PORT;
  98 }
  99
 100 static inline int IS_PLUTO(struct parisc_device *d) {
 101         return d->id.hversion == PLUTO_MCKINLEY_PORT;
 102 }
 103
 104 #define PLUTO_IOVA_BASE (1UL*1024*1024*1024)    /* 1GB */
 105 #define PLUTO_IOVA_SIZE (1UL*1024*1024*1024)    /* 1GB */
 106 #define PLUTO_GART_SIZE (PLUTO_IOVA_SIZE / 2)
 107
 108 #define SBA_PDIR_VALID_BIT      0x8000000000000000ULL
 109
 110 #define SBA_AGPGART_COOKIE      0x0000badbadc0ffeeULL
 111
 112 #define SBA_FUNC_ID     0x0000  /* function id */
 113 #define SBA_FCLASS      0x0008  /* function class, bist, header, rev... */
 114
 115 #define SBA_FUNC_SIZE 4096   /* SBA configuration function reg set */
 116
 117 #define ASTRO_IOC_OFFSET        (32 * SBA_FUNC_SIZE)
 118 #define PLUTO_IOC_OFFSET        (1 * SBA_FUNC_SIZE)
 119 /* Ike's IOC's occupy functions 2 and 3 */
 120 #define IKE_IOC_OFFSET(p)       ((p+2) * SBA_FUNC_SIZE)
 121
 122 #define IOC_CTRL          0x8   /* IOC_CTRL offset */
 123 #define IOC_CTRL_TC       (1 << 0) /* TOC Enable */
 124 #define IOC_CTRL_CE       (1 << 1) /* Coalesce Enable */
 125 #define IOC_CTRL_DE       (1 << 2) /* Dillon Enable */
 126 #define IOC_CTRL_RM       (1 << 8) /* Real Mode */
 127 #define IOC_CTRL_NC       (1 << 9) /* Non Coherent Mode */
 128 #define IOC_CTRL_D4       (1 << 11) /* Disable 4-byte coalescing */
 129 #define IOC_CTRL_DD       (1 << 13) /* Disable distr. LMMIO range coalescing */
 130
 131 /*
 132 ** Offsets into MBIB (Function 0 on Ike and hopefully Astro)
 133 ** Firmware programs this stuff. Don't touch it.
 134 */
 135 #define LMMIO_DIRECT0_BASE  0x300
 136 #define LMMIO_DIRECT0_MASK  0x308
 137 #define LMMIO_DIRECT0_ROUTE 0x310
 138
 139 #define LMMIO_DIST_BASE  0x360
 140 #define LMMIO_DIST_MASK  0x368
 141 #define LMMIO_DIST_ROUTE 0x370
 142
 143 #define IOS_DIST_BASE   0x390
 144 #define IOS_DIST_MASK   0x398
 145 #define IOS_DIST_ROUTE  0x3A0
 146
 147 #define IOS_DIRECT_BASE 0x3C0
 148 #define IOS_DIRECT_MASK 0x3C8
 149 #define IOS_DIRECT_ROUTE 0x3D0
 150
 151 /*
 152 ** Offsets into I/O TLB (Function 2 and 3 on Ike)
 153 */
 154 #define ROPE0_CTL       0x200  /* "regbus pci0" */
 155 #define ROPE1_CTL       0x208
 156 #define ROPE2_CTL       0x210
 157 #define ROPE3_CTL       0x218
 158 #define ROPE4_CTL       0x220
 159 #define ROPE5_CTL       0x228
 160 #define ROPE6_CTL       0x230
 161 #define ROPE7_CTL       0x238
 162
 163 #define IOC_ROPE0_CFG   0x500   /* pluto only */
 164 #define   IOC_ROPE_AO     0x10  /* Allow "Relaxed Ordering" */
 165
 166 #define HF_ENABLE       0x40
 167
 168 #define IOC_IBASE       0x300   /* IO TLB */
 169 #define IOC_IMASK       0x308
 170 #define IOC_PCOM        0x310
 171 #define IOC_TCNFG       0x318
 172 #define IOC_PDIR_BASE   0x320
 173
 174 /*
 175 ** IOC supports 4/8/16/64KB page sizes (see TCNFG register)
 176 ** It's safer (avoid memory corruption) to keep DMA page mappings
 177 ** equivalently sized to VM PAGE_SIZE.
 178 **
 179 ** We really can't avoid generating a new mapping for each
 180 ** page since the Virtual Coherence Index has to be generated
 181 ** and updated for each page.
 182 **
 183 ** PAGE_SIZE could be greater than IOVP_SIZE. But not the inverse.
 184 */
 185 #define IOVP_SIZE       PAGE_SIZE
 186 #define IOVP_SHIFT      PAGE_SHIFT
 187 #define IOVP_MASK       PAGE_MASK
 188
 189 #define SBA_PERF_CFG    0x708   /* Performance Counter stuff */
 190 #define SBA_PERF_MASK1  0x718
 191 #define SBA_PERF_MASK2  0x730
 192
 193 /*
 194 ** Offsets into PCI Performance Counters (functions 12 and 13)
 195 ** Controlled by PERF registers in function 2 & 3 respectively.
 196 */
 197 #define SBA_PERF_CNT1   0x200
 198 #define SBA_PERF_CNT2   0x208
 199 #define SBA_PERF_CNT3   0x210
 200
 201 /*
 202 ** lba_device: Per instance Elroy data structure
 203 */
 204 struct lba_device {
 205         struct pci_hba_data     hba;
 206
 207         spinlock_t              lba_lock;
 208         void                    *iosapic_obj;
 209
 210 #ifdef CONFIG_64BIT
 211         void __iomem            *iop_base;      /* PA_VIEW - for IO port accessor funcs */
 212 #endif
 213
 214         int                     flags;          /* state/functionality enabled */
 215         int                     hw_rev;         /* HW revision of chip */
 216 };
 217
 218 #define ELROY_HVERS             0x782
 219 #define MERCURY_HVERS           0x783
 220 #define QUICKSILVER_HVERS       0x784
 221
 222 static inline int IS_ELROY(struct parisc_device *d) {
 223         return (d->id.hversion == ELROY_HVERS);
 224 }
 225
 226 static inline int IS_MERCURY(struct parisc_device *d) {
 227         return (d->id.hversion == MERCURY_HVERS);
 228 }
 229
 230 static inline int IS_QUICKSILVER(struct parisc_device *d) {
 231         return (d->id.hversion == QUICKSILVER_HVERS);
 232 }
 233
 234 /*
 235 ** I/O SAPIC init function
 236 ** Caller knows where an I/O SAPIC is. LBA has an integrated I/O SAPIC.
 237 ** Call setup as part of per instance initialization.
 238 ** (ie *not* init_module() function unless only one is present.)
 239 ** fixup_irq is to initialize PCI IRQ line support and
 240 ** virtualize pcidev->irq value. To be called by pci_fixup_bus().
 241 */
 242 extern void *iosapic_register(unsigned long hpa);
 243 extern int iosapic_fixup_irq(void *obj, struct pci_dev *pcidev);
 244
 245 #define LBA_FUNC_ID     0x0000  /* function id */
 246 #define LBA_FCLASS      0x0008  /* function class, bist, header, rev... */
 247 #define LBA_CAPABLE     0x0030  /* capabilities register */
 248
 249 #define LBA_PCI_CFG_ADDR        0x0040  /* poke CFG address here */
 250 #define LBA_PCI_CFG_DATA        0x0048  /* read or write data here */
 251
 252 #define LBA_PMC_MTLT    0x0050  /* Firmware sets this - read only. */
 253 #define LBA_FW_SCRATCH  0x0058  /* Firmware writes the PCI bus number here. */
 254 #define LBA_ERROR_ADDR  0x0070  /* On error, address gets logged here */
 255
 256 #define LBA_ARB_MASK    0x0080  /* bit 0 enable arbitration. PAT/PDC enables */
 257 #define LBA_ARB_PRI     0x0088  /* firmware sets this. */
 258 #define LBA_ARB_MODE    0x0090  /* firmware sets this. */
 259 #define LBA_ARB_MTLT    0x0098  /* firmware sets this. */
 260
 261 #define LBA_MOD_ID      0x0100  /* Module ID. PDC_PAT_CELL reports 4 */
 262
 263 #define LBA_STAT_CTL    0x0108  /* Status & Control */
 264 #define   LBA_BUS_RESET         0x01    /*  Deassert PCI Bus Reset Signal */
 265 #define   CLEAR_ERRLOG          0x10    /*  "Clear Error Log" cmd */
 266 #define   CLEAR_ERRLOG_ENABLE   0x20    /*  "Clear Error Log" Enable */
 267 #define   HF_ENABLE     0x40    /*    enable HF mode (default is -1 mode) */
 268
 269 #define LBA_LMMIO_BASE  0x0200  /* < 4GB I/O address range */
 270 #define LBA_LMMIO_MASK  0x0208
 271
 272 #define LBA_GMMIO_BASE  0x0210  /* > 4GB I/O address range */
 273 #define LBA_GMMIO_MASK  0x0218
 274
 275 #define LBA_WLMMIO_BASE 0x0220  /* All < 4GB ranges under the same *SBA* */
 276 #define LBA_WLMMIO_MASK 0x0228
 277
 278 #define LBA_WGMMIO_BASE 0x0230  /* All > 4GB ranges under the same *SBA* */
 279 #define LBA_WGMMIO_MASK 0x0238
 280
 281 #define LBA_IOS_BASE    0x0240  /* I/O port space for this LBA */
 282 #define LBA_IOS_MASK    0x0248
 283
 284 #define LBA_ELMMIO_BASE 0x0250  /* Extra LMMIO range */
 285 #define LBA_ELMMIO_MASK 0x0258
 286
 287 #define LBA_EIOS_BASE   0x0260  /* Extra I/O port space */
 288 #define LBA_EIOS_MASK   0x0268
 289
 290 #define LBA_GLOBAL_MASK 0x0270  /* Mercury only: Global Address Mask */
 291 #define LBA_DMA_CTL     0x0278  /* firmware sets this */
 292
 293 #define LBA_IBASE       0x0300  /* SBA DMA support */
 294 #define LBA_IMASK       0x0308
 295
 296 /* FIXME: ignore DMA Hint stuff until we can measure performance */
 297 #define LBA_HINT_CFG    0x0310
 298 #define LBA_HINT_BASE   0x0380  /* 14 registers at every 8 bytes. */
 299
 300 #define LBA_BUS_MODE    0x0620
 301
 302 /* ERROR regs are needed for config cycle kluges */
 303 #define LBA_ERROR_CONFIG 0x0680
 304 #define     LBA_SMART_MODE 0x20
 305 #define LBA_ERROR_STATUS 0x0688
 306 #define LBA_ROPE_CTL     0x06A0
 307
 308 #define LBA_IOSAPIC_BASE        0x800 /* Offset of IRQ logic */
 309
 310 #endif /*_ASM_PARISC_ROPES_H_*/