1 /* $Id: chafsr.h,v 1.1 2001/03/28 10:56:34 davem Exp $ */
2 #ifndef _SPARC64_CHAFSR_H
3 #define _SPARC64_CHAFSR_H
5 /* Cheetah Asynchronous Fault Status register, ASI=0x4C VA<63:0>=0x0 */
7 /* Comments indicate which processor variants on which the bit definition
10 * ch+ --> cheetah plus
14 /* All bits of this register except M_SYNDROME and E_SYNDROME are
15 * read, write 1 to clear. M_SYNDROME and E_SYNDROME are read-only.
18 /* Software bit set by linux trap handlers to indicate that the trap was
19 * signalled at %tl >= 1.
21 #define CHAFSR_TL1 (1UL << 63UL) /* n/a */
23 /* Unmapped error from system bus for prefetch queue or
24 * store queue read operation
26 #define CHPAFSR_DTO (1UL << 59UL) /* ch+ */
28 /* Bus error from system bus for prefetch queue or store queue
31 #define CHPAFSR_DBERR (1UL << 58UL) /* ch+ */
33 /* Hardware corrected E-cache Tag ECC error */
34 #define CHPAFSR_THCE (1UL << 57UL) /* ch+ */
35 /* System interface protocol error, hw timeout caused */
36 #define JPAFSR_JETO (1UL << 57UL) /* jp */
38 /* SW handled correctable E-cache Tag ECC error */
39 #define CHPAFSR_TSCE (1UL << 56UL) /* ch+ */
40 /* Parity error on system snoop results */
41 #define JPAFSR_SCE (1UL << 56UL) /* jp */
43 /* Uncorrectable E-cache Tag ECC error */
44 #define CHPAFSR_TUE (1UL << 55UL) /* ch+ */
45 /* System interface protocol error, illegal command detected */
46 #define JPAFSR_JEIC (1UL << 55UL) /* jp */
48 /* Uncorrectable system bus data ECC error due to prefetch
49 * or store fill request
51 #define CHPAFSR_DUE (1UL << 54UL) /* ch+ */
52 /* System interface protocol error, illegal ADTYPE detected */
53 #define JPAFSR_JEIT (1UL << 54UL) /* jp */
55 /* Multiple errors of the same type have occurred. This bit is set when
56 * an uncorrectable error or a SW correctable error occurs and the status
57 * bit to report that error is already set. When multiple errors of
58 * different types are indicated by setting multiple status bits.
60 * This bit is not set if multiple HW corrected errors with the same
61 * status bit occur, only uncorrectable and SW correctable ones have
64 * This bit is not set when multiple ECC errors happen within a single
65 * 64-byte system bus transaction. Only the first ECC error in a 16-byte
66 * subunit will be logged. All errors in subsequent 16-byte subunits
67 * from the same 64-byte transaction are ignored.
69 #define CHAFSR_ME (1UL << 53UL) /* ch,ch+,jp */
71 /* Privileged state error has occurred. This is a capture of PSTATE.PRIV
72 * at the time the error is detected.
74 #define CHAFSR_PRIV (1UL << 52UL) /* ch,ch+,jp */
76 /* The following bits 51 (CHAFSR_PERR) to 33 (CHAFSR_CE) are sticky error
77 * bits and record the most recently detected errors. Bits accumulate
78 * errors that have been detected since the last write to clear the bit.
81 /* System interface protocol error. The processor asserts its' ERROR
82 * pin when this event occurs and it also logs a specific cause code
83 * into a JTAG scannable flop.
85 #define CHAFSR_PERR (1UL << 51UL) /* ch,ch+,jp */
87 /* Internal processor error. The processor asserts its' ERROR
88 * pin when this event occurs and it also logs a specific cause code
89 * into a JTAG scannable flop.
91 #define CHAFSR_IERR (1UL << 50UL) /* ch,ch+,jp */
93 /* System request parity error on incoming address */
94 #define CHAFSR_ISAP (1UL << 49UL) /* ch,ch+,jp */
96 /* HW Corrected system bus MTAG ECC error */
97 #define CHAFSR_EMC (1UL << 48UL) /* ch,ch+ */
98 /* Parity error on L2 cache tag SRAM */
99 #define JPAFSR_ETP (1UL << 48UL) /* jp */
101 /* Uncorrectable system bus MTAG ECC error */
102 #define CHAFSR_EMU (1UL << 47UL) /* ch,ch+ */
103 /* Out of range memory error has occurred */
104 #define JPAFSR_OM (1UL << 47UL) /* jp */
106 /* HW Corrected system bus data ECC error for read of interrupt vector */
107 #define CHAFSR_IVC (1UL << 46UL) /* ch,ch+ */
108 /* Error due to unsupported store */
109 #define JPAFSR_UMS (1UL << 46UL) /* jp */
111 /* Uncorrectable system bus data ECC error for read of interrupt vector */
112 #define CHAFSR_IVU (1UL << 45UL) /* ch,ch+,jp */
114 /* Unmapped error from system bus */
115 #define CHAFSR_TO (1UL << 44UL) /* ch,ch+,jp */
117 /* Bus error response from system bus */
118 #define CHAFSR_BERR (1UL << 43UL) /* ch,ch+,jp */
120 /* SW Correctable E-cache ECC error for instruction fetch or data access
121 * other than block load.
123 #define CHAFSR_UCC (1UL << 42UL) /* ch,ch+,jp */
125 /* Uncorrectable E-cache ECC error for instruction fetch or data access
126 * other than block load.
128 #define CHAFSR_UCU (1UL << 41UL) /* ch,ch+,jp */
130 /* Copyout HW Corrected ECC error */
131 #define CHAFSR_CPC (1UL << 40UL) /* ch,ch+,jp */
133 /* Copyout Uncorrectable ECC error */
134 #define CHAFSR_CPU (1UL << 39UL) /* ch,ch+,jp */
136 /* HW Corrected ECC error from E-cache for writeback */
137 #define CHAFSR_WDC (1UL << 38UL) /* ch,ch+,jp */
139 /* Uncorrectable ECC error from E-cache for writeback */
140 #define CHAFSR_WDU (1UL << 37UL) /* ch,ch+,jp */
142 /* HW Corrected ECC error from E-cache for store merge or block load */
143 #define CHAFSR_EDC (1UL << 36UL) /* ch,ch+,jp */
145 /* Uncorrectable ECC error from E-cache for store merge or block load */
146 #define CHAFSR_EDU (1UL << 35UL) /* ch,ch+,jp */
148 /* Uncorrectable system bus data ECC error for read of memory or I/O */
149 #define CHAFSR_UE (1UL << 34UL) /* ch,ch+,jp */
151 /* HW Corrected system bus data ECC error for read of memory or I/O */
152 #define CHAFSR_CE (1UL << 33UL) /* ch,ch+,jp */
154 /* Uncorrectable ECC error from remote cache/memory */
155 #define JPAFSR_RUE (1UL << 32UL) /* jp */
157 /* Correctable ECC error from remote cache/memory */
158 #define JPAFSR_RCE (1UL << 31UL) /* jp */
160 /* JBUS parity error on returned read data */
161 #define JPAFSR_BP (1UL << 30UL) /* jp */
163 /* JBUS parity error on data for writeback or block store */
164 #define JPAFSR_WBP (1UL << 29UL) /* jp */
166 /* Foreign read to DRAM incurring correctable ECC error */
167 #define JPAFSR_FRC (1UL << 28UL) /* jp */
169 /* Foreign read to DRAM incurring uncorrectable ECC error */
170 #define JPAFSR_FRU (1UL << 27UL) /* jp */
172 #define CHAFSR_ERRORS (CHAFSR_PERR | CHAFSR_IERR | CHAFSR_ISAP | CHAFSR_EMC | \
173 CHAFSR_EMU | CHAFSR_IVC | CHAFSR_IVU | CHAFSR_TO | \
174 CHAFSR_BERR | CHAFSR_UCC | CHAFSR_UCU | CHAFSR_CPC | \
175 CHAFSR_CPU | CHAFSR_WDC | CHAFSR_WDU | CHAFSR_EDC | \
176 CHAFSR_EDU | CHAFSR_UE | CHAFSR_CE)
177 #define CHPAFSR_ERRORS (CHPAFSR_DTO | CHPAFSR_DBERR | CHPAFSR_THCE | \
178 CHPAFSR_TSCE | CHPAFSR_TUE | CHPAFSR_DUE | \
179 CHAFSR_PERR | CHAFSR_IERR | CHAFSR_ISAP | CHAFSR_EMC | \
180 CHAFSR_EMU | CHAFSR_IVC | CHAFSR_IVU | CHAFSR_TO | \
181 CHAFSR_BERR | CHAFSR_UCC | CHAFSR_UCU | CHAFSR_CPC | \
182 CHAFSR_CPU | CHAFSR_WDC | CHAFSR_WDU | CHAFSR_EDC | \
183 CHAFSR_EDU | CHAFSR_UE | CHAFSR_CE)
184 #define JPAFSR_ERRORS (JPAFSR_JETO | JPAFSR_SCE | JPAFSR_JEIC | \
185 JPAFSR_JEIT | CHAFSR_PERR | CHAFSR_IERR | \
186 CHAFSR_ISAP | JPAFSR_ETP | JPAFSR_OM | \
187 JPAFSR_UMS | CHAFSR_IVU | CHAFSR_TO | \
188 CHAFSR_BERR | CHAFSR_UCC | CHAFSR_UCU | \
189 CHAFSR_CPC | CHAFSR_CPU | CHAFSR_WDC | \
190 CHAFSR_WDU | CHAFSR_EDC | CHAFSR_EDU | \
191 CHAFSR_UE | CHAFSR_CE | JPAFSR_RUE | \
192 JPAFSR_RCE | JPAFSR_BP | JPAFSR_WBP | \
193 JPAFSR_FRC | JPAFSR_FRU)
195 /* Active JBUS request signal when error occurred */
196 #define JPAFSR_JBREQ (0x7UL << 24UL) /* jp */
197 #define JPAFSR_JBREQ_SHIFT 24UL
199 /* L2 cache way information */
200 #define JPAFSR_ETW (0x3UL << 22UL) /* jp */
201 #define JPAFSR_ETW_SHIFT 22UL
203 /* System bus MTAG ECC syndrome. This field captures the status of the
204 * first occurrence of the highest-priority error according to the M_SYND
205 * overwrite policy. After the AFSR sticky bit, corresponding to the error
206 * for which the M_SYND is reported, is cleared, the contents of the M_SYND
207 * field will be unchanged by will be unfrozen for further error capture.
209 #define CHAFSR_M_SYNDROME (0xfUL << 16UL) /* ch,ch+,jp */
210 #define CHAFSR_M_SYNDROME_SHIFT 16UL
212 /* Agenid Id of the foreign device causing the UE/CE errors */
213 #define JPAFSR_AID (0x1fUL << 9UL) /* jp */
214 #define JPAFSR_AID_SHIFT 9UL
216 /* System bus or E-cache data ECC syndrome. This field captures the status
217 * of the first occurrence of the highest-priority error according to the
218 * E_SYND overwrite policy. After the AFSR sticky bit, corresponding to the
219 * error for which the E_SYND is reported, is cleare, the contents of the E_SYND
220 * field will be unchanged but will be unfrozen for further error capture.
222 #define CHAFSR_E_SYNDROME (0x1ffUL << 0UL) /* ch,ch+,jp */
223 #define CHAFSR_E_SYNDROME_SHIFT 0UL
225 /* The AFSR must be explicitly cleared by software, it is not cleared automatically
226 * by a read. Writes to bits <51:33> with bits set will clear the corresponding
227 * bits in the AFSR. Bits associated with disrupting traps must be cleared before
228 * interrupts are re-enabled to prevent multiple traps for the same error. I.e.
229 * PSTATE.IE and AFSR bits control delivery of disrupting traps.
231 * Since there is only one AFAR, when multiple events have been logged by the
232 * bits in the AFSR, at most one of these events will have its status captured
233 * in the AFAR. The highest priority of those event bits will get AFAR logging.
234 * The AFAR will be unlocked and available to capture the address of another event
235 * as soon as the one bit in AFSR that corresponds to the event logged in AFAR is
236 * cleared. For example, if AFSR.CE is detected, then AFSR.UE (which overwrites
237 * the AFAR), and AFSR.UE is cleared by not AFSR.CE, then the AFAR will be unlocked
238 * and ready for another event, even though AFSR.CE is still set. The same rules
239 * also apply to the M_SYNDROME and E_SYNDROME fields of the AFSR.
242 #endif /* _SPARC64_CHAFSR_H */
This page took 0.034597 seconds and 5 git commands to generate.