2 * linux/include/linux/mtd/nand.h
4 * Copyright © 2000-2010 David Woodhouse <dwmw2@infradead.org>
5 * Steven J. Hill <sjhill@realitydiluted.com>
6 * Thomas Gleixner <tglx@linutronix.de>
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
13 * Contains standard defines and IDs for NAND flash devices
18 #ifndef __LINUX_MTD_NAND_H
19 #define __LINUX_MTD_NAND_H
21 #include <linux/wait.h>
22 #include <linux/spinlock.h>
23 #include <linux/mtd/mtd.h>
24 #include <linux/mtd/flashchip.h>
25 #include <linux/mtd/bbm.h>
28 struct nand_flash_dev
;
31 /* Scan and identify a NAND device */
32 extern int nand_scan(struct mtd_info
*mtd
, int max_chips
);
34 * Separate phases of nand_scan(), allowing board driver to intervene
35 * and override command or ECC setup according to flash type.
37 extern int nand_scan_ident(struct mtd_info
*mtd
, int max_chips
,
38 struct nand_flash_dev
*table
);
39 extern int nand_scan_tail(struct mtd_info
*mtd
);
41 /* Free resources held by the NAND device */
42 extern void nand_release(struct mtd_info
*mtd
);
44 /* Internal helper for board drivers which need to override command function */
45 extern void nand_wait_ready(struct mtd_info
*mtd
);
47 /* locks all blocks present in the device */
48 extern int nand_lock(struct mtd_info
*mtd
, loff_t ofs
, uint64_t len
);
50 /* unlocks specified locked blocks */
51 extern int nand_unlock(struct mtd_info
*mtd
, loff_t ofs
, uint64_t len
);
53 /* The maximum number of NAND chips in an array */
54 #define NAND_MAX_CHIPS 8
57 * Constants for hardware specific CLE/ALE/NCE function
59 * These are bits which can be or'ed to set/clear multiple
62 /* Select the chip by setting nCE to low */
64 /* Select the command latch by setting CLE to high */
66 /* Select the address latch by setting ALE to high */
69 #define NAND_CTRL_CLE (NAND_NCE | NAND_CLE)
70 #define NAND_CTRL_ALE (NAND_NCE | NAND_ALE)
71 #define NAND_CTRL_CHANGE 0x80
74 * Standard NAND flash commands
76 #define NAND_CMD_READ0 0
77 #define NAND_CMD_READ1 1
78 #define NAND_CMD_RNDOUT 5
79 #define NAND_CMD_PAGEPROG 0x10
80 #define NAND_CMD_READOOB 0x50
81 #define NAND_CMD_ERASE1 0x60
82 #define NAND_CMD_STATUS 0x70
83 #define NAND_CMD_SEQIN 0x80
84 #define NAND_CMD_RNDIN 0x85
85 #define NAND_CMD_READID 0x90
86 #define NAND_CMD_ERASE2 0xd0
87 #define NAND_CMD_PARAM 0xec
88 #define NAND_CMD_GET_FEATURES 0xee
89 #define NAND_CMD_SET_FEATURES 0xef
90 #define NAND_CMD_RESET 0xff
92 #define NAND_CMD_LOCK 0x2a
93 #define NAND_CMD_UNLOCK1 0x23
94 #define NAND_CMD_UNLOCK2 0x24
96 /* Extended commands for large page devices */
97 #define NAND_CMD_READSTART 0x30
98 #define NAND_CMD_RNDOUTSTART 0xE0
99 #define NAND_CMD_CACHEDPROG 0x15
101 #define NAND_CMD_NONE -1
104 #define NAND_STATUS_FAIL 0x01
105 #define NAND_STATUS_FAIL_N1 0x02
106 #define NAND_STATUS_TRUE_READY 0x20
107 #define NAND_STATUS_READY 0x40
108 #define NAND_STATUS_WP 0x80
111 * Constants for ECC_MODES
117 NAND_ECC_HW_SYNDROME
,
118 NAND_ECC_HW_OOB_FIRST
,
123 * Constants for Hardware ECC
125 /* Reset Hardware ECC for read */
126 #define NAND_ECC_READ 0
127 /* Reset Hardware ECC for write */
128 #define NAND_ECC_WRITE 1
129 /* Enable Hardware ECC before syndrome is read back from flash */
130 #define NAND_ECC_READSYN 2
133 * Enable generic NAND 'page erased' check. This check is only done when
134 * ecc.correct() returns -EBADMSG.
135 * Set this flag if your implementation does not fix bitflips in erased
136 * pages and you want to rely on the default implementation.
138 #define NAND_ECC_GENERIC_ERASED_CHECK BIT(0)
140 /* Bit mask for flags passed to do_nand_read_ecc */
141 #define NAND_GET_DEVICE 0x80
145 * Option constants for bizarre disfunctionality and real
148 /* Buswidth is 16 bit */
149 #define NAND_BUSWIDTH_16 0x00000002
150 /* Chip has cache program function */
151 #define NAND_CACHEPRG 0x00000008
153 * Chip requires ready check on read (for auto-incremented sequential read).
154 * True only for small page devices; large page devices do not support
157 #define NAND_NEED_READRDY 0x00000100
159 /* Chip does not allow subpage writes */
160 #define NAND_NO_SUBPAGE_WRITE 0x00000200
162 /* Device is one of 'new' xD cards that expose fake nand command set */
163 #define NAND_BROKEN_XD 0x00000400
165 /* Device behaves just like nand, but is readonly */
166 #define NAND_ROM 0x00000800
168 /* Device supports subpage reads */
169 #define NAND_SUBPAGE_READ 0x00001000
171 /* Options valid for Samsung large page devices */
172 #define NAND_SAMSUNG_LP_OPTIONS NAND_CACHEPRG
174 /* Macros to identify the above */
175 #define NAND_HAS_CACHEPROG(chip) ((chip->options & NAND_CACHEPRG))
176 #define NAND_HAS_SUBPAGE_READ(chip) ((chip->options & NAND_SUBPAGE_READ))
178 /* Non chip related options */
179 /* This option skips the bbt scan during initialization. */
180 #define NAND_SKIP_BBTSCAN 0x00010000
182 * This option is defined if the board driver allocates its own buffers
183 * (e.g. because it needs them DMA-coherent).
185 #define NAND_OWN_BUFFERS 0x00020000
186 /* Chip may not exist, so silence any errors in scan */
187 #define NAND_SCAN_SILENT_NODEV 0x00040000
189 * Autodetect nand buswidth with readid/onfi.
190 * This suppose the driver will configure the hardware in 8 bits mode
191 * when calling nand_scan_ident, and update its configuration
192 * before calling nand_scan_tail.
194 #define NAND_BUSWIDTH_AUTO 0x00080000
196 * This option could be defined by controller drivers to protect against
197 * kmap'ed, vmalloc'ed highmem buffers being passed from upper layers
199 #define NAND_USE_BOUNCE_BUFFER 0x00100000
201 /* Options set by nand scan */
202 /* Nand scan has allocated controller struct */
203 #define NAND_CONTROLLER_ALLOC 0x80000000
205 /* Cell info constants */
206 #define NAND_CI_CHIPNR_MSK 0x03
207 #define NAND_CI_CELLTYPE_MSK 0x0C
208 #define NAND_CI_CELLTYPE_SHIFT 2
214 #define ONFI_FEATURE_16_BIT_BUS (1 << 0)
215 #define ONFI_FEATURE_EXT_PARAM_PAGE (1 << 7)
217 /* ONFI timing mode, used in both asynchronous and synchronous mode */
218 #define ONFI_TIMING_MODE_0 (1 << 0)
219 #define ONFI_TIMING_MODE_1 (1 << 1)
220 #define ONFI_TIMING_MODE_2 (1 << 2)
221 #define ONFI_TIMING_MODE_3 (1 << 3)
222 #define ONFI_TIMING_MODE_4 (1 << 4)
223 #define ONFI_TIMING_MODE_5 (1 << 5)
224 #define ONFI_TIMING_MODE_UNKNOWN (1 << 6)
226 /* ONFI feature address */
227 #define ONFI_FEATURE_ADDR_TIMING_MODE 0x1
229 /* Vendor-specific feature address (Micron) */
230 #define ONFI_FEATURE_ADDR_READ_RETRY 0x89
232 /* ONFI subfeature parameters length */
233 #define ONFI_SUBFEATURE_PARAM_LEN 4
235 /* ONFI optional commands SET/GET FEATURES supported? */
236 #define ONFI_OPT_CMD_SET_GET_FEATURES (1 << 2)
238 struct nand_onfi_params
{
239 /* rev info and features block */
240 /* 'O' 'N' 'F' 'I' */
246 __le16 ext_param_page_length
; /* since ONFI 2.1 */
247 u8 num_of_param_pages
; /* since ONFI 2.1 */
250 /* manufacturer information block */
251 char manufacturer
[12];
257 /* memory organization block */
258 __le32 byte_per_page
;
259 __le16 spare_bytes_per_page
;
260 __le32 data_bytes_per_ppage
;
261 __le16 spare_bytes_per_ppage
;
262 __le32 pages_per_block
;
263 __le32 blocks_per_lun
;
268 __le16 block_endurance
;
269 u8 guaranteed_good_blocks
;
270 __le16 guaranteed_block_endurance
;
271 u8 programs_per_page
;
278 /* electrical parameter block */
279 u8 io_pin_capacitance_max
;
280 __le16 async_timing_mode
;
281 __le16 program_cache_timing_mode
;
286 __le16 src_sync_timing_mode
;
287 u8 src_ssync_features
;
288 __le16 clk_pin_capacitance_typ
;
289 __le16 io_pin_capacitance_typ
;
290 __le16 input_pin_capacitance_typ
;
291 u8 input_pin_capacitance_max
;
292 u8 driver_strength_support
;
298 __le16 vendor_revision
;
304 #define ONFI_CRC_BASE 0x4F4E
306 /* Extended ECC information Block Definition (since ONFI 2.1) */
307 struct onfi_ext_ecc_info
{
311 __le16 block_endurance
;
315 #define ONFI_SECTION_TYPE_0 0 /* Unused section. */
316 #define ONFI_SECTION_TYPE_1 1 /* for additional sections. */
317 #define ONFI_SECTION_TYPE_2 2 /* for ECC information. */
318 struct onfi_ext_section
{
323 #define ONFI_EXT_SECTION_MAX 8
325 /* Extended Parameter Page Definition (since ONFI 2.1) */
326 struct onfi_ext_param_page
{
328 u8 sig
[4]; /* 'E' 'P' 'P' 'S' */
330 struct onfi_ext_section sections
[ONFI_EXT_SECTION_MAX
];
333 * The actual size of the Extended Parameter Page is in
334 * @ext_param_page_length of nand_onfi_params{}.
335 * The following are the variable length sections.
336 * So we do not add any fields below. Please see the ONFI spec.
340 struct nand_onfi_vendor_micron
{
345 u8 dq_imped_num_settings
;
346 u8 dq_imped_feat_addr
;
347 u8 rb_pulldown_strength
;
348 u8 rb_pulldown_strength_feat_addr
;
349 u8 rb_pulldown_strength_num_settings
;
352 u8 otp_data_prot_addr
;
355 u8 read_retry_options
;
360 struct jedec_ecc_info
{
364 __le16 block_endurance
;
369 #define JEDEC_FEATURE_16_BIT_BUS (1 << 0)
371 struct nand_jedec_params
{
372 /* rev info and features block */
373 /* 'J' 'E' 'S' 'D' */
379 u8 num_of_param_pages
;
382 /* manufacturer information block */
383 char manufacturer
[12];
388 /* memory organization block */
389 __le32 byte_per_page
;
390 __le16 spare_bytes_per_page
;
392 __le32 pages_per_block
;
393 __le32 blocks_per_lun
;
397 u8 programs_per_page
;
399 u8 multi_plane_op_attr
;
402 /* electrical parameter block */
403 __le16 async_sdr_speed_grade
;
404 __le16 toggle_ddr_speed_grade
;
405 __le16 sync_ddr_speed_grade
;
406 u8 async_sdr_features
;
407 u8 toggle_ddr_features
;
408 u8 sync_ddr_features
;
412 __le16 t_r_multi_plane
;
414 __le16 io_pin_capacitance_typ
;
415 __le16 input_pin_capacitance_typ
;
416 __le16 clk_pin_capacitance_typ
;
417 u8 driver_strength_support
;
421 /* ECC and endurance block */
422 u8 guaranteed_good_blocks
;
423 __le16 guaranteed_block_endurance
;
424 struct jedec_ecc_info ecc_info
[4];
431 __le16 vendor_rev_num
;
434 /* CRC for Parameter Page */
439 * struct nand_hw_control - Control structure for hardware controller (e.g ECC generator) shared among independent devices
440 * @lock: protection lock
441 * @active: the mtd device which holds the controller currently
442 * @wq: wait queue to sleep on if a NAND operation is in
443 * progress used instead of the per chip wait queue
444 * when a hw controller is available.
446 struct nand_hw_control
{
448 struct nand_chip
*active
;
449 wait_queue_head_t wq
;
453 * struct nand_ecc_ctrl - Control structure for ECC
455 * @steps: number of ECC steps per page
456 * @size: data bytes per ECC step
457 * @bytes: ECC bytes per step
458 * @strength: max number of correctible bits per ECC step
459 * @total: total number of ECC bytes per page
460 * @prepad: padding information for syndrome based ECC generators
461 * @postpad: padding information for syndrome based ECC generators
462 * @options: ECC specific options (see NAND_ECC_XXX flags defined above)
463 * @layout: ECC layout control struct pointer
464 * @priv: pointer to private ECC control data
465 * @hwctl: function to control hardware ECC generator. Must only
466 * be provided if an hardware ECC is available
467 * @calculate: function for ECC calculation or readback from ECC hardware
468 * @correct: function for ECC correction, matching to ECC generator (sw/hw).
469 * Should return a positive number representing the number of
470 * corrected bitflips, -EBADMSG if the number of bitflips exceed
471 * ECC strength, or any other error code if the error is not
472 * directly related to correction.
473 * If -EBADMSG is returned the input buffers should be left
475 * @read_page_raw: function to read a raw page without ECC. This function
476 * should hide the specific layout used by the ECC
477 * controller and always return contiguous in-band and
478 * out-of-band data even if they're not stored
479 * contiguously on the NAND chip (e.g.
480 * NAND_ECC_HW_SYNDROME interleaves in-band and
482 * @write_page_raw: function to write a raw page without ECC. This function
483 * should hide the specific layout used by the ECC
484 * controller and consider the passed data as contiguous
485 * in-band and out-of-band data. ECC controller is
486 * responsible for doing the appropriate transformations
487 * to adapt to its specific layout (e.g.
488 * NAND_ECC_HW_SYNDROME interleaves in-band and
490 * @read_page: function to read a page according to the ECC generator
491 * requirements; returns maximum number of bitflips corrected in
492 * any single ECC step, 0 if bitflips uncorrectable, -EIO hw error
493 * @read_subpage: function to read parts of the page covered by ECC;
494 * returns same as read_page()
495 * @write_subpage: function to write parts of the page covered by ECC.
496 * @write_page: function to write a page according to the ECC generator
498 * @write_oob_raw: function to write chip OOB data without ECC
499 * @read_oob_raw: function to read chip OOB data without ECC
500 * @read_oob: function to read chip OOB data
501 * @write_oob: function to write chip OOB data
503 struct nand_ecc_ctrl
{
504 nand_ecc_modes_t mode
;
512 unsigned int options
;
513 struct nand_ecclayout
*layout
;
515 void (*hwctl
)(struct mtd_info
*mtd
, int mode
);
516 int (*calculate
)(struct mtd_info
*mtd
, const uint8_t *dat
,
518 int (*correct
)(struct mtd_info
*mtd
, uint8_t *dat
, uint8_t *read_ecc
,
520 int (*read_page_raw
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
521 uint8_t *buf
, int oob_required
, int page
);
522 int (*write_page_raw
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
523 const uint8_t *buf
, int oob_required
, int page
);
524 int (*read_page
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
525 uint8_t *buf
, int oob_required
, int page
);
526 int (*read_subpage
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
527 uint32_t offs
, uint32_t len
, uint8_t *buf
, int page
);
528 int (*write_subpage
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
529 uint32_t offset
, uint32_t data_len
,
530 const uint8_t *data_buf
, int oob_required
, int page
);
531 int (*write_page
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
532 const uint8_t *buf
, int oob_required
, int page
);
533 int (*write_oob_raw
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
535 int (*read_oob_raw
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
537 int (*read_oob
)(struct mtd_info
*mtd
, struct nand_chip
*chip
, int page
);
538 int (*write_oob
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
543 * struct nand_buffers - buffer structure for read/write
544 * @ecccalc: buffer pointer for calculated ECC, size is oobsize.
545 * @ecccode: buffer pointer for ECC read from flash, size is oobsize.
546 * @databuf: buffer pointer for data, size is (page size + oobsize).
548 * Do not change the order of buffers. databuf and oobrbuf must be in
551 struct nand_buffers
{
558 * struct nand_chip - NAND Private Flash Chip Data
559 * @mtd: MTD device registered to the MTD framework
560 * @IO_ADDR_R: [BOARDSPECIFIC] address to read the 8 I/O lines of the
562 * @IO_ADDR_W: [BOARDSPECIFIC] address to write the 8 I/O lines of the
564 * @read_byte: [REPLACEABLE] read one byte from the chip
565 * @read_word: [REPLACEABLE] read one word from the chip
566 * @write_byte: [REPLACEABLE] write a single byte to the chip on the
568 * @write_buf: [REPLACEABLE] write data from the buffer to the chip
569 * @read_buf: [REPLACEABLE] read data from the chip into the buffer
570 * @select_chip: [REPLACEABLE] select chip nr
571 * @block_bad: [REPLACEABLE] check if a block is bad, using OOB markers
572 * @block_markbad: [REPLACEABLE] mark a block bad
573 * @cmd_ctrl: [BOARDSPECIFIC] hardwarespecific function for controlling
574 * ALE/CLE/nCE. Also used to write command and address
575 * @dev_ready: [BOARDSPECIFIC] hardwarespecific function for accessing
576 * device ready/busy line. If set to NULL no access to
577 * ready/busy is available and the ready/busy information
578 * is read from the chip status register.
579 * @cmdfunc: [REPLACEABLE] hardwarespecific function for writing
580 * commands to the chip.
581 * @waitfunc: [REPLACEABLE] hardwarespecific function for wait on
583 * @setup_read_retry: [FLASHSPECIFIC] flash (vendor) specific function for
584 * setting the read-retry mode. Mostly needed for MLC NAND.
585 * @ecc: [BOARDSPECIFIC] ECC control structure
586 * @buffers: buffer structure for read/write
587 * @hwcontrol: platform-specific hardware control structure
588 * @erase: [REPLACEABLE] erase function
589 * @scan_bbt: [REPLACEABLE] function to scan bad block table
590 * @chip_delay: [BOARDSPECIFIC] chip dependent delay for transferring
591 * data from array to read regs (tR).
592 * @state: [INTERN] the current state of the NAND device
593 * @oob_poi: "poison value buffer," used for laying out OOB data
595 * @page_shift: [INTERN] number of address bits in a page (column
597 * @phys_erase_shift: [INTERN] number of address bits in a physical eraseblock
598 * @bbt_erase_shift: [INTERN] number of address bits in a bbt entry
599 * @chip_shift: [INTERN] number of address bits in one chip
600 * @options: [BOARDSPECIFIC] various chip options. They can partly
601 * be set to inform nand_scan about special functionality.
602 * See the defines for further explanation.
603 * @bbt_options: [INTERN] bad block specific options. All options used
604 * here must come from bbm.h. By default, these options
605 * will be copied to the appropriate nand_bbt_descr's.
606 * @badblockpos: [INTERN] position of the bad block marker in the oob
608 * @badblockbits: [INTERN] minimum number of set bits in a good block's
609 * bad block marker position; i.e., BBM == 11110111b is
610 * not bad when badblockbits == 7
611 * @bits_per_cell: [INTERN] number of bits per cell. i.e., 1 means SLC.
612 * @ecc_strength_ds: [INTERN] ECC correctability from the datasheet.
613 * Minimum amount of bit errors per @ecc_step_ds guaranteed
614 * to be correctable. If unknown, set to zero.
615 * @ecc_step_ds: [INTERN] ECC step required by the @ecc_strength_ds,
616 * also from the datasheet. It is the recommended ECC step
617 * size, if known; if unknown, set to zero.
618 * @onfi_timing_mode_default: [INTERN] default ONFI timing mode. This field is
619 * either deduced from the datasheet if the NAND
620 * chip is not ONFI compliant or set to 0 if it is
621 * (an ONFI chip is always configured in mode 0
622 * after a NAND reset)
623 * @numchips: [INTERN] number of physical chips
624 * @chipsize: [INTERN] the size of one chip for multichip arrays
625 * @pagemask: [INTERN] page number mask = number of (pages / chip) - 1
626 * @pagebuf: [INTERN] holds the pagenumber which is currently in
628 * @pagebuf_bitflips: [INTERN] holds the bitflip count for the page which is
629 * currently in data_buf.
630 * @subpagesize: [INTERN] holds the subpagesize
631 * @onfi_version: [INTERN] holds the chip ONFI version (BCD encoded),
632 * non 0 if ONFI supported.
633 * @jedec_version: [INTERN] holds the chip JEDEC version (BCD encoded),
634 * non 0 if JEDEC supported.
635 * @onfi_params: [INTERN] holds the ONFI page parameter when ONFI is
636 * supported, 0 otherwise.
637 * @jedec_params: [INTERN] holds the JEDEC parameter page when JEDEC is
638 * supported, 0 otherwise.
639 * @read_retries: [INTERN] the number of read retry modes supported
640 * @onfi_set_features: [REPLACEABLE] set the features for ONFI nand
641 * @onfi_get_features: [REPLACEABLE] get the features for ONFI nand
642 * @bbt: [INTERN] bad block table pointer
643 * @bbt_td: [REPLACEABLE] bad block table descriptor for flash
645 * @bbt_md: [REPLACEABLE] bad block table mirror descriptor
646 * @badblock_pattern: [REPLACEABLE] bad block scan pattern used for initial
648 * @controller: [REPLACEABLE] a pointer to a hardware controller
649 * structure which is shared among multiple independent
651 * @priv: [OPTIONAL] pointer to private chip data
652 * @errstat: [OPTIONAL] hardware specific function to perform
653 * additional error status checks (determine if errors are
655 * @write_page: [REPLACEABLE] High-level page write function
660 void __iomem
*IO_ADDR_R
;
661 void __iomem
*IO_ADDR_W
;
663 uint8_t (*read_byte
)(struct mtd_info
*mtd
);
664 u16 (*read_word
)(struct mtd_info
*mtd
);
665 void (*write_byte
)(struct mtd_info
*mtd
, uint8_t byte
);
666 void (*write_buf
)(struct mtd_info
*mtd
, const uint8_t *buf
, int len
);
667 void (*read_buf
)(struct mtd_info
*mtd
, uint8_t *buf
, int len
);
668 void (*select_chip
)(struct mtd_info
*mtd
, int chip
);
669 int (*block_bad
)(struct mtd_info
*mtd
, loff_t ofs
, int getchip
);
670 int (*block_markbad
)(struct mtd_info
*mtd
, loff_t ofs
);
671 void (*cmd_ctrl
)(struct mtd_info
*mtd
, int dat
, unsigned int ctrl
);
672 int (*dev_ready
)(struct mtd_info
*mtd
);
673 void (*cmdfunc
)(struct mtd_info
*mtd
, unsigned command
, int column
,
675 int(*waitfunc
)(struct mtd_info
*mtd
, struct nand_chip
*this);
676 int (*erase
)(struct mtd_info
*mtd
, int page
);
677 int (*scan_bbt
)(struct mtd_info
*mtd
);
678 int (*errstat
)(struct mtd_info
*mtd
, struct nand_chip
*this, int state
,
679 int status
, int page
);
680 int (*write_page
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
681 uint32_t offset
, int data_len
, const uint8_t *buf
,
682 int oob_required
, int page
, int cached
, int raw
);
683 int (*onfi_set_features
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
684 int feature_addr
, uint8_t *subfeature_para
);
685 int (*onfi_get_features
)(struct mtd_info
*mtd
, struct nand_chip
*chip
,
686 int feature_addr
, uint8_t *subfeature_para
);
687 int (*setup_read_retry
)(struct mtd_info
*mtd
, int retry_mode
);
690 unsigned int options
;
691 unsigned int bbt_options
;
694 int phys_erase_shift
;
701 unsigned int pagebuf_bitflips
;
703 uint8_t bits_per_cell
;
704 uint16_t ecc_strength_ds
;
705 uint16_t ecc_step_ds
;
706 int onfi_timing_mode_default
;
713 struct nand_onfi_params onfi_params
;
714 struct nand_jedec_params jedec_params
;
722 struct nand_hw_control
*controller
;
724 struct nand_ecc_ctrl ecc
;
725 struct nand_buffers
*buffers
;
726 struct nand_hw_control hwcontrol
;
729 struct nand_bbt_descr
*bbt_td
;
730 struct nand_bbt_descr
*bbt_md
;
732 struct nand_bbt_descr
*badblock_pattern
;
737 static inline void nand_set_flash_node(struct nand_chip
*chip
,
738 struct device_node
*np
)
740 mtd_set_of_node(&chip
->mtd
, np
);
743 static inline struct device_node
*nand_get_flash_node(struct nand_chip
*chip
)
745 return mtd_get_of_node(&chip
->mtd
);
748 static inline struct nand_chip
*mtd_to_nand(struct mtd_info
*mtd
)
750 return container_of(mtd
, struct nand_chip
, mtd
);
753 static inline struct mtd_info
*nand_to_mtd(struct nand_chip
*chip
)
758 static inline void *nand_get_controller_data(struct nand_chip
*chip
)
763 static inline void nand_set_controller_data(struct nand_chip
*chip
, void *priv
)
769 * NAND Flash Manufacturer ID Codes
771 #define NAND_MFR_TOSHIBA 0x98
772 #define NAND_MFR_SAMSUNG 0xec
773 #define NAND_MFR_FUJITSU 0x04
774 #define NAND_MFR_NATIONAL 0x8f
775 #define NAND_MFR_RENESAS 0x07
776 #define NAND_MFR_STMICRO 0x20
777 #define NAND_MFR_HYNIX 0xad
778 #define NAND_MFR_MICRON 0x2c
779 #define NAND_MFR_AMD 0x01
780 #define NAND_MFR_MACRONIX 0xc2
781 #define NAND_MFR_EON 0x92
782 #define NAND_MFR_SANDISK 0x45
783 #define NAND_MFR_INTEL 0x89
784 #define NAND_MFR_ATO 0x9b
786 /* The maximum expected count of bytes in the NAND ID sequence */
787 #define NAND_MAX_ID_LEN 8
790 * A helper for defining older NAND chips where the second ID byte fully
791 * defined the chip, including the geometry (chip size, eraseblock size, page
792 * size). All these chips have 512 bytes NAND page size.
794 #define LEGACY_ID_NAND(nm, devid, chipsz, erasesz, opts) \
795 { .name = (nm), {{ .dev_id = (devid) }}, .pagesize = 512, \
796 .chipsize = (chipsz), .erasesize = (erasesz), .options = (opts) }
799 * A helper for defining newer chips which report their page size and
800 * eraseblock size via the extended ID bytes.
802 * The real difference between LEGACY_ID_NAND and EXTENDED_ID_NAND is that with
803 * EXTENDED_ID_NAND, manufacturers overloaded the same device ID so that the
804 * device ID now only represented a particular total chip size (and voltage,
805 * buswidth), and the page size, eraseblock size, and OOB size could vary while
806 * using the same device ID.
808 #define EXTENDED_ID_NAND(nm, devid, chipsz, opts) \
809 { .name = (nm), {{ .dev_id = (devid) }}, .chipsize = (chipsz), \
812 #define NAND_ECC_INFO(_strength, _step) \
813 { .strength_ds = (_strength), .step_ds = (_step) }
814 #define NAND_ECC_STRENGTH(type) ((type)->ecc.strength_ds)
815 #define NAND_ECC_STEP(type) ((type)->ecc.step_ds)
818 * struct nand_flash_dev - NAND Flash Device ID Structure
819 * @name: a human-readable name of the NAND chip
820 * @dev_id: the device ID (the second byte of the full chip ID array)
821 * @mfr_id: manufecturer ID part of the full chip ID array (refers the same
822 * memory address as @id[0])
823 * @dev_id: device ID part of the full chip ID array (refers the same memory
825 * @id: full device ID array
826 * @pagesize: size of the NAND page in bytes; if 0, then the real page size (as
827 * well as the eraseblock size) is determined from the extended NAND
829 * @chipsize: total chip size in MiB
830 * @erasesize: eraseblock size in bytes (determined from the extended ID if 0)
831 * @options: stores various chip bit options
832 * @id_len: The valid length of the @id.
834 * @ecc: ECC correctability and step information from the datasheet.
835 * @ecc.strength_ds: The ECC correctability from the datasheet, same as the
836 * @ecc_strength_ds in nand_chip{}.
837 * @ecc.step_ds: The ECC step required by the @ecc.strength_ds, same as the
838 * @ecc_step_ds in nand_chip{}, also from the datasheet.
839 * For example, the "4bit ECC for each 512Byte" can be set with
840 * NAND_ECC_INFO(4, 512).
841 * @onfi_timing_mode_default: the default ONFI timing mode entered after a NAND
842 * reset. Should be deduced from timings described
846 struct nand_flash_dev
{
853 uint8_t id
[NAND_MAX_ID_LEN
];
855 unsigned int pagesize
;
856 unsigned int chipsize
;
857 unsigned int erasesize
;
858 unsigned int options
;
862 uint16_t strength_ds
;
865 int onfi_timing_mode_default
;
869 * struct nand_manufacturers - NAND Flash Manufacturer ID Structure
870 * @name: Manufacturer name
871 * @id: manufacturer ID code of device.
873 struct nand_manufacturers
{
878 extern struct nand_flash_dev nand_flash_ids
[];
879 extern struct nand_manufacturers nand_manuf_ids
[];
881 extern int nand_default_bbt(struct mtd_info
*mtd
);
882 extern int nand_markbad_bbt(struct mtd_info
*mtd
, loff_t offs
);
883 extern int nand_isreserved_bbt(struct mtd_info
*mtd
, loff_t offs
);
884 extern int nand_isbad_bbt(struct mtd_info
*mtd
, loff_t offs
, int allowbbt
);
885 extern int nand_erase_nand(struct mtd_info
*mtd
, struct erase_info
*instr
,
887 extern int nand_do_read(struct mtd_info
*mtd
, loff_t from
, size_t len
,
888 size_t *retlen
, uint8_t *buf
);
891 * struct platform_nand_chip - chip level device structure
892 * @nr_chips: max. number of chips to scan for
893 * @chip_offset: chip number offset
894 * @nr_partitions: number of partitions pointed to by partitions (or zero)
895 * @partitions: mtd partition list
896 * @chip_delay: R/B delay value in us
897 * @options: Option flags, e.g. 16bit buswidth
898 * @bbt_options: BBT option flags, e.g. NAND_BBT_USE_FLASH
899 * @ecclayout: ECC layout info structure
900 * @part_probe_types: NULL-terminated array of probe types
902 struct platform_nand_chip
{
906 struct mtd_partition
*partitions
;
907 struct nand_ecclayout
*ecclayout
;
909 unsigned int options
;
910 unsigned int bbt_options
;
911 const char **part_probe_types
;
915 struct platform_device
;
918 * struct platform_nand_ctrl - controller level device structure
919 * @probe: platform specific function to probe/setup hardware
920 * @remove: platform specific function to remove/teardown hardware
921 * @hwcontrol: platform specific hardware control structure
922 * @dev_ready: platform specific function to read ready/busy pin
923 * @select_chip: platform specific chip select function
924 * @cmd_ctrl: platform specific function for controlling
925 * ALE/CLE/nCE. Also used to write command and address
926 * @write_buf: platform specific function for write buffer
927 * @read_buf: platform specific function for read buffer
928 * @read_byte: platform specific function to read one byte from chip
929 * @priv: private data to transport driver specific settings
931 * All fields are optional and depend on the hardware driver requirements
933 struct platform_nand_ctrl
{
934 int (*probe
)(struct platform_device
*pdev
);
935 void (*remove
)(struct platform_device
*pdev
);
936 void (*hwcontrol
)(struct mtd_info
*mtd
, int cmd
);
937 int (*dev_ready
)(struct mtd_info
*mtd
);
938 void (*select_chip
)(struct mtd_info
*mtd
, int chip
);
939 void (*cmd_ctrl
)(struct mtd_info
*mtd
, int dat
, unsigned int ctrl
);
940 void (*write_buf
)(struct mtd_info
*mtd
, const uint8_t *buf
, int len
);
941 void (*read_buf
)(struct mtd_info
*mtd
, uint8_t *buf
, int len
);
942 unsigned char (*read_byte
)(struct mtd_info
*mtd
);
947 * struct platform_nand_data - container structure for platform-specific data
948 * @chip: chip level chip structure
949 * @ctrl: controller level device structure
951 struct platform_nand_data
{
952 struct platform_nand_chip chip
;
953 struct platform_nand_ctrl ctrl
;
956 /* return the supported features. */
957 static inline int onfi_feature(struct nand_chip
*chip
)
959 return chip
->onfi_version
? le16_to_cpu(chip
->onfi_params
.features
) : 0;
962 /* return the supported asynchronous timing mode. */
963 static inline int onfi_get_async_timing_mode(struct nand_chip
*chip
)
965 if (!chip
->onfi_version
)
966 return ONFI_TIMING_MODE_UNKNOWN
;
967 return le16_to_cpu(chip
->onfi_params
.async_timing_mode
);
970 /* return the supported synchronous timing mode. */
971 static inline int onfi_get_sync_timing_mode(struct nand_chip
*chip
)
973 if (!chip
->onfi_version
)
974 return ONFI_TIMING_MODE_UNKNOWN
;
975 return le16_to_cpu(chip
->onfi_params
.src_sync_timing_mode
);
979 * Check if it is a SLC nand.
980 * The !nand_is_slc() can be used to check the MLC/TLC nand chips.
981 * We do not distinguish the MLC and TLC now.
983 static inline bool nand_is_slc(struct nand_chip
*chip
)
985 return chip
->bits_per_cell
== 1;
989 * Check if the opcode's address should be sent only on the lower 8 bits
990 * @command: opcode to check
992 static inline int nand_opcode_8bits(unsigned int command
)
995 case NAND_CMD_READID
:
997 case NAND_CMD_GET_FEATURES
:
998 case NAND_CMD_SET_FEATURES
:
1006 /* return the supported JEDEC features. */
1007 static inline int jedec_feature(struct nand_chip
*chip
)
1009 return chip
->jedec_version
? le16_to_cpu(chip
->jedec_params
.features
)
1014 * struct nand_sdr_timings - SDR NAND chip timings
1016 * This struct defines the timing requirements of a SDR NAND chip.
1017 * These informations can be found in every NAND datasheets and the timings
1018 * meaning are described in the ONFI specifications:
1019 * www.onfi.org/~/media/ONFI/specs/onfi_3_1_spec.pdf (chapter 4.15 Timing
1022 * All these timings are expressed in picoseconds.
1025 struct nand_sdr_timings
{
1062 /* get timing characteristics from ONFI timing mode. */
1063 const struct nand_sdr_timings
*onfi_async_timing_mode_to_sdr_timings(int mode
);
1065 int nand_check_erased_ecc_chunk(void *data
, int datalen
,
1066 void *ecc
, int ecclen
,
1067 void *extraoob
, int extraooblen
,
1069 #endif /* __LINUX_MTD_NAND_H */