Apply patch for 100679
[deliverable/binutils-gdb.git] / include / opcode / ChangeLog
1 2000-03-02 J"orn Rennecke <amylaar@cygnus.co.uk>
2
3 * d30v.h:
4 (SHORT_B2r, SHORT_B3, SHORT_B3r, SHORT_B3b, SHORT_B3br): Updated.
5 (SHORT_D1r, SHORT_D2, SHORT_D2r, SHORT_D2Br, SHORT_U): Updated.
6 (SHORT_F, SHORT_AF, SHORT_T, SHORT_A5, SHORT_CMP, SHORT_CMPU): Updated.
7 (SHORT_A1, SHORT_AA, SHORT_RA, SHORT_MODINC, SHORT_MODDEC): Updated.
8 (SHORT_C1, SHORT_C2, SHORT_UF, SHORT_A2, SHORT_NONE, LONG): Updated.
9 (LONG_U, LONG_Ur, LONG_CMP, LONG_M, LONG_M2, LONG_2, LONG_2r): Updated.
10 (LONG_2b, LONG_2br, LONG_D, LONG_Dr, LONG_Dbr): Updated.
11
12 2000-02-25 Alan Modra <alan@spri.levels.unisa.edu.au>
13
14 * i386.h (fild, fistp): Change intel d_Suf form to fildd and
15 fistpd without suffix.
16
17 2000-02-24 Nick Clifton <nickc@cygnus.com>
18
19 * cgen.h (cgen_cpu_desc): Rename field 'flags' to
20 'signed_overflow_ok_p'.
21 Delete prototypes for cgen_set_flags() and cgen_get_flags().
22
23 2000-02-24 Andrew Haley <aph@cygnus.com>
24
25 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
26 (CGEN_CPU_TABLE): flags: new field.
27 Add prototypes for new functions.
28
29 2000-02-24 Alan Modra <alan@spri.levels.unisa.edu.au>
30
31 * i386.h: Add some more UNIXWARE_COMPAT comments.
32
33 2000-02-23 Linas Vepstas <linas@linas.org>
34
35 * i370.h: New file.
36
37 2000-02-22 Andrew Haley <aph@cygnus.com>
38
39 * mips.h: (OPCODE_IS_MEMBER): Add comment.
40
41 1999-12-30 Andrew Haley <aph@cygnus.com>
42
43 * mips.h (OPCODE_IS_MEMBER): Add gp32 arg, which determines
44 whether synthetic opcodes (e.g. move) generate 32-bit or 64-bit
45 insns.
46
47 2000-01-15 Alan Modra <alan@spri.levels.unisa.edu.au>
48
49 * i386.h: Qualify intel mode far call and jmp with x_Suf.
50
51 1999-12-27 Alan Modra <alan@spri.levels.unisa.edu.au>
52
53 * i386.h: Add JumpAbsolute qualifier to all non-intel mode
54 indirect jumps and calls. Add FF/3 call for intel mode.
55
56 Wed Dec 1 03:05:25 1999 Jeffrey A Law (law@cygnus.com)
57
58 * mn10300.h: Add new operand types. Add new instruction formats.
59
60 Wed Nov 24 20:28:58 1999 Jeffrey A Law (law@cygnus.com)
61
62 * hppa.h (pa_opcodes): Correctly handle immediate for PA2.0 "bb"
63 instruction.
64
65 1999-11-18 Gavin Romig-Koch <gavin@cygnus.com>
66
67 * mips.h (INSN_ISA5): New.
68
69 1999-11-01 Gavin Romig-Koch <gavin@cygnus.com>
70
71 * mips.h (OPCODE_IS_MEMBER): New.
72
73 1999-10-29 Nick Clifton <nickc@cygnus.com>
74
75 * d30v.h (SHORT_AR): Define.
76
77 1999-10-18 Michael Meissner <meissner@cygnus.com>
78
79 * alpha.h (alpha_num_opcodes): Convert to unsigned.
80 (alpha_num_operands): Ditto.
81
82 Sun Oct 10 01:46:56 1999 Jerry Quinn <jerry.quinn.adv91@alum.dartmouth.org>
83
84 * hppa.h (pa_opcodes): Add load and store cache control to
85 instructions. Add ordered access load and store.
86
87 * hppa.h (pa_opcode): Add new entries for addb and addib.
88
89 * hppa.h (pa_opcodes): Fix cmpb and cmpib entries.
90
91 * hppa.h (pa_opcodes): Add entries for cmpb and cmpib.
92
93 Thu Oct 7 00:12:25 MDT 1999 Diego Novillo <dnovillo@cygnus.com>
94
95 * d10v.h: Add flag RESTRICTED_NUM3 for imm3 operands.
96
97 Thu Sep 23 07:08:38 1999 Jerry Quinn <jquinn@nortelnetworks.com>
98
99 * hppa.h (pa_opcodes): Add "call" and "ret". Clean up "b", "bve"
100 and "be" using completer prefixes.
101
102 * hppa.h (pa_opcodes): Add initializers to silence compiler.
103
104 * hppa.h: Update comments about character usage.
105
106 Mon Sep 20 03:55:31 1999 Jeffrey A Law (law@cygnus.com)
107
108 * hppa.h (pa_opcodes): Fix minor thinkos introduced while cleaning
109 up the new fstw & bve instructions.
110
111 Sun Sep 19 10:40:59 1999 Jeffrey A Law (law@cygnus.com)
112
113 * hppa.h (pa_opcodes): Add remaining PA2.0 integer load/store
114 instructions.
115
116 * hppa.h (pa_opcodes): Add remaining PA2.0 FP load/store instructions.
117
118 * hppa.h (pa_opcodes): Add long offset double word load/store
119 instructions.
120
121 * hppa.h (pa_opcodes): Add FLAG_STRICT variants of FP loads and
122 stores.
123
124 * hppa.h (pa_opcodes): Handle PA2.0 fcnv, fcmp and ftest insns.
125
126 * hppa.h (pa_opcodes): Finish support for PA2.0 "b" instructions.
127
128 * hppa.h (pa_opcodes): Handle PA2.0 "bve" instructions.
129
130 * hppa.h (pa_opcodes): Add new syntax "be" instructions.
131
132 * hppa.h (pa_opcodes): Note use of 'M' and 'L'.
133
134 * hppa.h (pa_opcodes): Add support for "b,l".
135
136 * hppa.h (pa_opcodes): Add support for "b,gate".
137
138 Sat Sep 18 11:41:16 1999 Jeffrey A Law (law@cygnus.com)
139
140 * hppa.h (pa_opcodes): Use 'fX' for first register operand
141 in xmpyu.
142
143 * hppa.h (pa_opcodes): Fix mask for probe and probei.
144
145 * hppa.h (pa_opcodes): Fix mask for depwi.
146
147 Tue Sep 7 13:44:25 1999 Jeffrey A Law (law@cygnus.com)
148
149 * hppa.h (pa_opcodes): Add "addil" variant which has the %r1 as
150 an explicit output argument.
151
152 Mon Sep 6 04:41:42 1999 Jeffrey A Law (law@cygnus.com)
153
154 * hppa.h: Add strict variants of PA1.0/PA1.1 loads and stores.
155 Add a few PA2.0 loads and store variants.
156
157 1999-09-04 Steve Chamberlain <sac@pobox.com>
158
159 * pj.h: New file.
160
161 1999-08-29 Alan Modra <alan@spri.levels.unisa.edu.au>
162
163 * i386.h (i386_regtab): Move %st to top of table, and split off
164 other fp reg entries.
165 (i386_float_regtab): To here.
166
167 Sat Aug 28 00:25:25 1999 Jerry Quinn <jquinn@nortelnetworks.com>
168
169 * hppa.h (pa_opcodes): Replace 'f' by 'v'. Prefix float register args
170 by 'f'.
171
172 * hppa.h (pa_opcodes): Add extrd, extrw, depd, depdi, depw, depwi.
173 Add supporting args.
174
175 * hppa.h: Document new completers and args.
176 * hppa.h (pa_opcodes): Add 64 bit patterns and pa2.0 syntax for uxor,
177 uaddcm, dcor, addi, add, sub, subi, shladd, rfi, and probe. Add pa2.0
178 extensions for ssm, rsm, pdtlb, pitlb. Add performance instructions
179 pmenb and pmdis.
180
181 * hppa.h (pa_opcodes): Add pa2.0 instructions hadd, hshl,
182 hshr, hsub, mixh, mixw, permh.
183
184 * hppa.h (pa_opcodes): Change completers in instructions to
185 use 'c' prefix.
186
187 * hppa.h (pa_opcodes): Add popbts, new forms of bb, havg,
188 hshladd, hshradd, shrpd, and shrpw instructions. Update arg comments.
189
190 * hppa.h (pa_opcodes): Change fmpyfadd, fmpynfadd, fneg,
191 fnegabs to use 'I' instead of 'F'.
192
193 1999-08-21 Alan Modra <alan@spri.levels.unisa.edu.au>
194
195 * i386.h: Add AMD athlon instructions, pfnacc, pfpnacc, pswapd.
196 Document pf2iw and pi2fw as athlon insns. Remove pswapw.
197 Alphabetically sort PIII insns.
198
199 Wed Aug 18 18:14:40 1999 Doug Evans <devans@canuck.cygnus.com>
200
201 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
202
203 Fri Aug 6 09:46:35 1999 Jerry Quinn <jquinn@nortelnetworks.com>
204
205 * hppa.h (pa_opcodes): Add 64 bit versions of or, xor, and,
206 and andcm. Add 32 and 64 bit version of cmpclr, cmpiclr.
207
208 * hppa.h: Document 64 bit condition completers.
209
210 Thu Aug 5 16:56:07 1999 Jerry Quinn <jquinn@nortelnetworks.com>
211
212 * hppa.h (pa_opcodes): Change condition args to use '?' prefix.
213
214 1999-08-04 Alan Modra <alan@spri.levels.unisa.edu.au>
215
216 * i386.h (i386_optab): Add DefaultSize modifier to all insns
217 that implicitly modify %esp. #undef d_Suf, x_suf, sld_suf,
218 sldx_suf, bwld_Suf, d_FP, x_FP, sld_FP, sldx_FP at end of table.
219
220 Wed Jul 28 02:04:24 1999 Jerry Quinn <jquinn@nortelnetworks.com>
221 Jeff Law <law@cygnus.com>
222
223 * hppa.h (pa_opcodes): Add "pushnom" and "pushbts".
224
225 * hppa.h (pa_opcodes): Mark all PA2.0 opcodes with FLAG_STRICT.
226
227 * hppa.h (pa_opcodes): Change xmpyu, fmpyfadd,
228 and fmpynfadd to use 'J' and 'K' instead of 'E' and 'X'.
229
230 1999-07-13 Alan Modra <alan@spri.levels.unisa.edu.au>
231
232 * i386.h: Add "undocumented" AMD 3DNow! pf2iw, pi2fw, pswapw insns.
233
234 Thu Jul 1 00:17:24 1999 Jeffrey A Law (law@cygnus.com)
235
236 * hppa.h (struct pa_opcode): Add new field "flags".
237 (FLAGS_STRICT): Define.
238
239 Fri Jun 25 04:22:04 1999 Jerry Quinn <jquinn@nortelnetworks.com>
240 Jeff Law <law@cygnus.com>
241
242 * hppa.h (pa_opcodes): Add pa2.0 clrbts instruction.
243
244 * hppa.h (pa_opcodes): Add entries for mfia and mtsarcm instructions.
245
246 1999-06-23 Alan Modra <alan@spri.levels.unisa.edu.au>
247
248 * i386.h: Allow `l' suffix on bswap. Allow `w' suffix on arpl,
249 lldt, lmsw, ltr, str, verr, verw. Add FP flag to fcmov*. Add FP
250 flag to fcomi and friends.
251
252 Fri May 28 15:26:11 1999 Jeffrey A Law (law@cygnus.com)
253
254 * hppa.h (pa_opcodes): Move integer arithmetic instructions after
255 integer logical instructions.
256
257 1999-05-28 Linus Nordberg <linus.nordberg@canit.se>
258
259 * m68k.h: Document new formats `E', `G', `H' and new places `N',
260 `n', `o'.
261
262 * m68k.h: Define mcf5206e, mcf5307, mcf. Document new format `u'
263 and new places `m', `M', `h'.
264
265 Thu May 27 04:13:54 1999 Joel Sherrill (joel@OARcorp.com
266
267 * hppa.h (pa_opcodes): Add several processor specific system
268 instructions.
269
270 Wed May 26 16:57:44 1999 Jeffrey A Law (law@cygnus.com)
271
272 * hppa.h (pa_opcodes): Add second entry for "comb", "comib",
273 "addb", and "addib" to be used by the disassembler.
274
275 1999-05-12 Alan Modra <alan@apri.levels.unisa.edu.au>
276
277 * i386.h (ReverseModrm): Remove all occurences.
278 (InvMem): Add to control/debug/test mov insns, movhlps, movlhps,
279 movmskps, pextrw, pmovmskb, maskmovq.
280 Change NoSuf to FP on all MMX, XMM and AMD insns as these all
281 ignore the data size prefix.
282
283 * i386.h (i386_optab, i386_regtab): Add support for PIII SIMD.
284 Mostly stolen from Doug Ledford <dledford@redhat.com>
285
286 Sat May 8 23:27:35 1999 Richard Henderson <rth@cygnus.com>
287
288 * ppc.h (PPC_OPCODE_64_BRIDGE): New.
289
290 1999-04-14 Doug Evans <devans@casey.cygnus.com>
291
292 * cgen.h (CGEN_ATTR): Delete member num_nonbools.
293 (CGEN_ATTR_TYPE): Update.
294 (CGEN_ATTR_MASK): Number booleans starting at 0.
295 (CGEN_ATTR_VALUE): Update.
296 (CGEN_INSN_ATTR): Update.
297
298 Mon Apr 12 23:43:27 1999 Jeffrey A Law (law@cygnus.com)
299
300 * hppa.h (fmpyfadd, fmpynfadd, fneg, fnegabs): New PA2.0
301 instructions.
302
303 Tue Mar 23 11:24:38 1999 Jeffrey A Law (law@cygnus.com)
304
305 * hppa.h (bb, bvb): Tweak opcode/mask.
306
307
308 1999-03-22 Doug Evans <devans@casey.cygnus.com>
309
310 * cgen.h (CGEN_ISA,CGEN_MACH): New typedefs.
311 (struct cgen_cpu_desc): Rename member mach to machs. New member isas.
312 New members word_bitsize,default_insn_bitsize,base_insn-bitsize,
313 min_insn_bitsize,max_insn_bitsize,isa_table,mach_table,rebuild_tables.
314 Delete member max_insn_size.
315 (enum cgen_cpu_open_arg): New enum.
316 (cpu_open): Update prototype.
317 (cpu_open_1): Declare.
318 (cgen_set_cpu): Delete.
319
320 1999-03-11 Doug Evans <devans@casey.cygnus.com>
321
322 * cgen.h (CGEN_HW_TABLE): Delete `num_init_entries' member.
323 (CGEN_OPERAND_NIL): New macro.
324 (CGEN_OPERAND): New member `type'.
325 (@arch@_cgen_operand_table): Delete decl.
326 (CGEN_OPERAND_INDEX,CGEN_OPERAND_TYPE,CGEN_OPERAND_ENTRY): Delete.
327 (CGEN_OPERAND_TABLE): New struct.
328 (cgen_operand_lookup_by_name,cgen_operand_lookup_by_num): Declare.
329 (CGEN_OPINST): Pointer to operand table entry replaced with enum.
330 (CGEN_CPU_TABLE): New member `isa'. Change member `operand_table',
331 now a CGEN_OPERAND_TABLE. Add CGEN_CPU_DESC arg to
332 {get,set}_{int,vma}_operand.
333 (@arch@_cgen_cpu_open): New arg `isa'.
334 (cgen_set_cpu): Ditto.
335
336 Fri Feb 26 02:36:45 1999 Richard Henderson <rth@cygnus.com>
337
338 * i386.h: Fill in cmov and fcmov alternates. Add fcomi short forms.
339
340 1999-02-25 Doug Evans <devans@casey.cygnus.com>
341
342 * cgen.h (enum cgen_asm_type): Add CGEN_ASM_NONE.
343 (CGEN_HW_ENTRY): Delete member `next'. Change type of `type' to
344 enum cgen_hw_type.
345 (CGEN_HW_TABLE): New struct.
346 (hw_table): Delete declaration.
347 (CGEN_OPERAND): Change member hw to hw_type, change type from pointer
348 to table entry to enum.
349 (CGEN_OPINST): Ditto.
350 (CGEN_CPU_TABLE): Change member hw_list to hw_table.
351
352 Sat Feb 13 14:13:44 1999 Richard Henderson <rth@cygnus.com>
353
354 * alpha.h (AXP_OPCODE_EV6): New.
355 (AXP_OPCODE_NOPAL): Include it.
356
357 1999-02-09 Doug Evans <devans@casey.cygnus.com>
358
359 * cgen.h (CGEN_CPU_DESC): Renamed from CGEN_OPCODE_DESC.
360 All uses updated. New members int_insn_p, max_insn_size,
361 parse_operand,insert_operand,extract_operand,print_operand,
362 sizeof_fields,set_fields_bitsize,get_int_operand,set_int_operand,
363 get_vma_operand,set_vma_operand,parse_handlers,insert_handlers,
364 extract_handlers,print_handlers.
365 (CGEN_ATTR): Change type of num_nonbools to unsigned int.
366 (CGEN_ATTR_BOOL_OFFSET): New macro.
367 (CGEN_ATTR_MASK): Subtract it to compute bit number.
368 (CGEN_ATTR_VALUE): Redo bool/nonbool attr calculation.
369 (cgen_opcode_handler): Renamed from cgen_base.
370 (CGEN_HW_ATTR_VALUE): Renamed from CGEN_HW_ATTR, all uses updated.
371 (CGEN_OPERAND_ATTR_VALUE): Renamed from CGEN_OPERAND_ATTR,
372 all uses updated.
373 (CGEN_OPERAND_INDEX): Rewrite to use table entry, not global.
374 (enum cgen_opinst_type): Renamed from cgen_operand_instance_type.
375 (CGEN_IFLD_ATTR_VALUE): Renamed from CGEN_IFLD_ATTR, all uses updated.
376 (CGEN_OPCODE,CGEN_IBASE): New types.
377 (CGEN_INSN): Rewrite.
378 (CGEN_{ASM,DIS}_HASH*): Delete.
379 (init_opcode_table,init_ibld_table): Declare.
380 (CGEN_INSN_ATTR): New type.
381
382 Mon Feb 1 21:09:14 1999 Catherine Moore <clm@cygnus.com>
383
384 * i386.h (d_Suf, x_Suf, sld_Suf, sldx_Suf, bwld_Suf): Define.
385 (x_FP, d_FP, dls_FP, sldx_FP): Define.
386 Change *Suf definitions to include x and d suffixes.
387 (movsx): Use w_Suf and b_Suf.
388 (movzx): Likewise.
389 (movs): Use bwld_Suf.
390 (fld): Change ordering. Use sld_FP.
391 (fild): Add Intel Syntax equivalent of fildq.
392 (fst): Use sld_FP.
393 (fist): Use sld_FP.
394 (fstp): Use sld_FP. Add x_FP version.
395 (fistp): LLongMem version for Intel Syntax.
396 (fcom, fcomp): Use sld_FP.
397 (fadd, fiadd, fsub): Use sld_FP.
398 (fsubr): Use sld_FP.
399 (fmul, fimul, fdvi, fidiv, fdivr): Use sld_FP.
400
401 1999-01-27 Doug Evans <devans@casey.cygnus.com>
402
403 * cgen.h (enum cgen_mode): Add CGEN_MODE_TARGET_MAX, CGEN_MODE_INT,
404 CGEN_MODE_UINT.
405
406 Sat Jan 16 01:29:25 1999 Jeffrey A Law (law@cygnus.com)
407
408 * hppa.h (bv): Fix mask.
409
410 1999-01-05 Doug Evans <devans@casey.cygnus.com>
411
412 * cgen.h (CGEN_ATTR_VALUE_TYPE): New typedef.
413 (CGEN_ATTR): Use it.
414 (CGEN_ATTR_TYPE,CGEN_ATTR_ENTRY): Ditto.
415 (CGEN_ATTR_TABLE): New member dfault.
416
417 1998-12-30 Gavin Romig-Koch <gavin@cygnus.com>
418
419 * mips.h (MIPS16_INSN_BRANCH): New.
420
421 Wed Dec 9 10:38:48 1998 David Taylor <taylor@texas.cygnus.com>
422
423 The following is part of a change made by Edith Epstein
424 <eepstein@sophia.cygnus.com> as part of a project to merge in
425 changes by HP; HP did not create ChangeLog entries.
426
427 * hppa.h (completer_chars): list of chars to not put a space
428 after.
429
430 Sun Dec 6 13:21:34 1998 Ian Lance Taylor <ian@cygnus.com>
431
432 * i386.h (i386_optab): Permit w suffix on processor control and
433 status word instructions.
434
435 1998-11-30 Doug Evans <devans@casey.cygnus.com>
436
437 * cgen.h (struct cgen_hw_entry): Delete const on attrs member.
438 (struct cgen_keyword_entry): Ditto.
439 (struct cgen_operand): Ditto.
440 (CGEN_IFLD): New typedef, with associated access macros.
441 (CGEN_IFMT): New typedef, with associated access macros.
442 (CGEN_IFMT): Renamed from CGEN_FORMAT. New member `iflds'.
443 (CGEN_IVALUE): New typedef.
444 (struct cgen_insn): Delete const on syntax,attrs members.
445 `format' now points to format data. Type of `value' is now
446 CGEN_IVALUE.
447 (struct cgen_opcode_table): New member ifld_table.
448
449 1998-11-18 Doug Evans <devans@casey.cygnus.com>
450
451 * cgen.h (cgen_extract_fn): Update type of `base_insn' arg.
452 (CGEN_OPERAND_INSTANCE): New member `attrs'.
453 (CGEN_OPERAND_INSTANCE_{ATTRS,ATTR}): New macros.
454 (cgen_dis_lookup_insn): Update type of `base_insn' arg.
455 (cgen_opcode_table): Update type of dis_hash fn.
456 (extract_operand): Update type of `insn_value' arg.
457
458 Thu Oct 29 11:38:36 1998 Doug Evans <devans@canuck.cygnus.com>
459
460 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Delete.
461
462 Tue Oct 27 08:57:59 1998 Gavin Romig-Koch <gavin@cygnus.com>
463
464 * mips.h (INSN_MULT): Added.
465
466 Tue Oct 20 11:31:34 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
467
468 * i386.h (MAX_MNEM_SIZE): Rename from MAX_OPCODE_SIZE.
469
470 Mon Oct 19 12:50:00 1998 Doug Evans <devans@seba.cygnus.com>
471
472 * cgen.h (CGEN_INSN_INT): New typedef.
473 (CGEN_INT_INSN_P): Renamed from CGEN_INT_INSN.
474 (CGEN_INSN_BYTES): Renamed from cgen_insn_t.
475 (CGEN_INSN_BYTES_PTR): New typedef.
476 (CGEN_EXTRACT_INFO): New typedef.
477 (cgen_insert_fn,cgen_extract_fn): Update.
478 (cgen_opcode_table): New member `insn_endian'.
479 (assemble_insn,lookup_insn,lookup_get_insn_operands): Update.
480 (insert_operand,extract_operand): Update.
481 (cgen_get_insn_value,cgen_put_insn_value): Add prototypes.
482
483 Fri Oct 9 13:38:13 1998 Doug Evans <devans@seba.cygnus.com>
484
485 * cgen.h (CGEN_ATTR_BOOLS): New macro.
486 (struct CGEN_HW_ENTRY): New member `attrs'.
487 (CGEN_HW_ATTR): New macro.
488 (struct CGEN_OPERAND_INSTANCE): New member `name'.
489 (CGEN_INSN_INVALID_P): New macro.
490
491 Mon Oct 5 00:21:07 1998 Jeffrey A Law (law@cygnus.com)
492
493 * hppa.h: Add "fid".
494
495 Sun Oct 4 21:00:00 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
496
497 From Robert Andrew Dale <rob@nb.net>
498 * i386.h (i386_optab): Add AMD 3DNow! instructions.
499 (AMD_3DNOW_OPCODE): Define.
500
501 Tue Sep 22 17:53:47 1998 Nick Clifton <nickc@cygnus.com>
502
503 * d30v.h (EITHER_BUT_PREFER_MU): Define.
504
505 Mon Aug 10 14:09:38 1998 Doug Evans <devans@canuck.cygnus.com>
506
507 * cgen.h (cgen_insn): #if 0 out element `cdx'.
508
509 Mon Aug 3 12:21:57 1998 Doug Evans <devans@seba.cygnus.com>
510
511 Move all global state data into opcode table struct, and treat
512 opcode table as something that is "opened/closed".
513 * cgen.h (CGEN_OPCODE_DESC): New type.
514 (all fns): New first arg of opcode table descriptor.
515 (cgen_set_parse_operand_fn): Add prototype.
516 (cgen_current_machine,cgen_current_endian): Delete.
517 (CGEN_OPCODE_TABLE): New members mach,endian,operand_table,
518 parse_operand_fn,asm_hash_table,asm_hash_table_entries,
519 dis_hash_table,dis_hash_table_entries.
520 (opcode_open,opcode_close): Add prototypes.
521
522 * cgen.h (cgen_insn): New element `cdx'.
523
524 Thu Jul 30 21:44:25 1998 Frank Ch. Eigler <fche@cygnus.com>
525
526 * d30v.h (FLAG_LKR): New flag for "left-kills-right" instructions.
527
528 Tue Jul 28 10:59:07 1998 Jeffrey A Law (law@cygnus.com)
529
530 * mn10300.h: Add "no_match_operands" field for instructions.
531 (MN10300_MAX_OPERANDS): Define.
532
533 Fri Jul 24 11:44:24 1998 Doug Evans <devans@canuck.cygnus.com>
534
535 * cgen.h (cgen_macro_insn_count): Declare.
536
537 Tue Jul 21 13:12:13 1998 Doug Evans <devans@seba.cygnus.com>
538
539 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Define.
540 (cgen_insert_fn,cgen_extract_fn): New arg `pc'.
541 (get_operand,put_operand): Replaced with get_{int,vma}_operand,
542 set_{int,vma}_operand.
543
544 Fri Jun 26 11:09:06 1998 Jeffrey A Law (law@cygnus.com)
545
546 * mn10300.h: Add "machine" field for instructions.
547 (MN103, AM30): Define machine types.
548
549 Fri Jun 19 16:09:09 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
550
551 * i386.h: Use FP, not sl_Suf, for fxsave and fxrstor.
552
553 1998-06-18 Ulrich Drepper <drepper@cygnus.com>
554
555 * i386.h: Add support for fxsave, fxrstor, sysenter and sysexit.
556
557 Sat Jun 13 11:31:35 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
558
559 * i386.h (i386_optab): Add general form of aad and aam. Add ud2a
560 and ud2b.
561 (i386_regtab): Allow cr0..7, db0..7, dr0..7, tr0..7, not just
562 those that happen to be implemented on pentiums.
563
564 Tue Jun 9 12:16:01 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
565
566 * i386.h: Change occurences of Data16 to Size16, Data32 to Size32,
567 IgnoreDataSize to IgnoreSize. Flag address and data size prefixes
568 with Size16|IgnoreSize or Size32|IgnoreSize.
569
570 Mon Jun 8 12:15:52 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
571
572 * i386.h (REPNE): Rename to REPNE_PREFIX_OPCODE.
573 (REPE): Rename to REPE_PREFIX_OPCODE.
574 (i386_regtab_end): Remove.
575 (i386_prefixtab, i386_prefixtab_end): Remove.
576 (i386_optab): Use NULL as sentinel rather than "" to suit rewrite
577 of md_begin.
578 (MAX_OPCODE_SIZE): Define.
579 (i386_optab_end): Remove.
580 (sl_Suf): Define.
581 (sl_FP): Use sl_Suf.
582
583 * i386.h (i386_optab): Allow 16 bit displacement for `mov
584 mem,acc'. Combine 16 and 32 bit forms of various insns. Allow 16
585 bit form of ljmp. Add IsPrefix modifier to prefixes. Add addr32,
586 data32, dword, and adword prefixes.
587 (i386_regtab): Add BaseIndex modifier to valid 16 bit base/index
588 regs.
589
590 Fri Jun 5 23:42:43 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
591
592 * i386.h (i386_regtab): Remove BaseIndex modifier from esp.
593
594 * i386.h: Allow `l' suffix on fld, fst, fstp, fcom, fcomp with
595 register operands, because this is a common idiom. Flag them with
596 a warning. Allow illegal faddp, fsubp, fsubrp, fmulp, fdivp,
597 fdivrp because gcc erroneously generates them. Also flag with a
598 warning.
599
600 * i386.h: Add suffix modifiers to most insns, and tighter operand
601 checks in some cases. Fix a number of UnixWare compatibility
602 issues with float insns. Merge some floating point opcodes, using
603 new FloatMF modifier.
604 (WORD_PREFIX_OPCODE): Rename to DATA_PREFIX_OPCODE for
605 consistency.
606
607 * i386.h: Change occurence of ShortformW to W|ShortForm. Add
608 IgnoreDataSize where appropriate.
609
610 Wed Jun 3 18:28:45 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
611
612 * i386.h: (one_byte_segment_defaults): Remove.
613 (two_byte_segment_defaults): Remove.
614 (i386_regtab): Add BaseIndex to 32 bit regs reg_type.
615
616 Fri May 15 15:59:04 1998 Doug Evans <devans@seba.cygnus.com>
617
618 * cgen.h (cgen_hw_lookup_by_name): Renamed from cgen_hw_lookup.
619 (cgen_hw_lookup_by_num): Declare.
620
621 Thu May 7 09:27:58 1998 Frank Ch. Eigler <fche@cygnus.com>
622
623 * mips.h (OP_{SH,MASK}_CODE2): Added "q" operand format for lower
624 ten bits of MIPS ISA1 "break" instruction, and for "sdbbp"
625
626 Thu May 7 02:14:08 1998 Doug Evans <devans@charmed.cygnus.com>
627
628 * cgen.h (cgen_asm_init_parse): Delete.
629 (cgen_save_fixups,cgen_restore_fixups,cgen_swap_fixups): Delete.
630 (cgen_asm_record_register,cgen_asm_finish_insn): Delete.
631
632 Mon Apr 27 10:13:11 1998 Doug Evans <devans@seba.cygnus.com>
633
634 * cgen.h (CGEN_ATTR_TYPE): Delete `const', moved to uses.
635 (cgen_asm_finish_insn): Update prototype.
636 (cgen_insn): New members num, data.
637 (CGEN_INSN_TABLE): Members asm_hash, asm_hash_table_size,
638 dis_hash, dis_hash_table_size moved to ...
639 (CGEN_OPCODE_TABLE). Here. Renamed from CGEN_OPCODE_DATA.
640 All uses updated. New members asm_hash_p, dis_hash_p.
641 (CGEN_MINSN_EXPANSION): New struct.
642 (cgen_expand_macro_insn): Declare.
643 (cgen_macro_insn_count): Declare.
644 (get_insn_operands): Update prototype.
645 (lookup_get_insn_operands): Declare.
646
647 Tue Apr 21 17:11:32 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
648
649 * i386.h (i386_optab): Change iclrKludge and imulKludge to
650 regKludge. Add operands types for string instructions.
651
652 Mon Apr 20 14:40:29 1998 Tom Tromey <tromey@cygnus.com>
653
654 * i386.h (X): Renamed from `Z_' to preserve formatting of opcode
655 table.
656
657 Sun Apr 19 13:54:06 1998 Tom Tromey <tromey@cygnus.com>
658
659 * i386.h (Z_): Renamed from `_' to avoid clash with common alias
660 for `gettext'.
661
662 Fri Apr 3 12:04:48 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
663
664 * i386.h: Remove NoModrm flag from all insns: it's never checked.
665 Add IsString flag to string instructions.
666 (IS_STRING): Don't define.
667 (LOCK_PREFIX_OPCODE, CS_PREFIX_OPCODE, DS_PREFIX_OPCODE): Define.
668 (ES_PREFIX_OPCODE, FS_PREFIX_OPCODE, GS_PREFIX_OPCODE): Define.
669 (SS_PREFIX_OPCODE): Define.
670
671 Mon Mar 30 21:31:56 1998 Ian Lance Taylor <ian@cygnus.com>
672
673 * i386.h: Revert March 24 patch; no more LinearAddress.
674
675 Mon Mar 30 10:25:54 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
676
677 * i386.h (i386_optab): Remove fwait (9b) from all floating point
678 instructions, and instead add FWait opcode modifier. Add short
679 form of fldenv and fstenv.
680 (FWAIT_OPCODE): Define.
681
682 * i386.h (i386_optab): Change second operand constraint of `mov
683 sreg,reg|mem' instruction from Reg16|Mem to WordReg|WordMem to
684 allow legal instructions such as `movl %gs,%esi'
685
686 Fri Mar 27 18:30:52 1998 Ian Lance Taylor <ian@cygnus.com>
687
688 * h8300.h: Various changes to fully bracket initializers.
689
690 Tue Mar 24 18:32:47 1998 H.J. Lu <hjl@gnu.org>
691
692 * i386.h: Set LinearAddress for lidt and lgdt.
693
694 Mon Mar 2 10:44:07 1998 Doug Evans <devans@seba.cygnus.com>
695
696 * cgen.h (CGEN_BOOL_ATTR): New macro.
697
698 Thu Feb 26 15:54:31 1998 Michael Meissner <meissner@cygnus.com>
699
700 * d30v.h (FLAG_DELAY): New flag for delayed branches/jumps.
701
702 Mon Feb 23 10:38:21 1998 Doug Evans <devans@seba.cygnus.com>
703
704 * cgen.h (CGEN_CAT3): Delete. Use CONCAT3 now.
705 (cgen_insn): Record syntax and format entries here, rather than
706 separately.
707
708 Tue Feb 17 21:42:56 1998 Nick Clifton <nickc@cygnus.com>
709
710 * cgen.h (CGEN_SYNTAX_MAKE_FIELD): New macro.
711
712 Tue Feb 17 16:00:56 1998 Doug Evans <devans@seba.cygnus.com>
713
714 * cgen.h (cgen_insert_fn): Change type of result to const char *.
715 (cgen_parse_{signed,unsigned}_integer): Delete min,max arguments.
716 (CGEN_{INSN,KEYWORD,OPERAND}_NBOOL_ATTRS): Renamed from ..._MAX_ATTRS.
717
718 Thu Feb 12 18:30:41 1998 Doug Evans <devans@canuck.cygnus.com>
719
720 * cgen.h (lookup_insn): New argument alias_p.
721
722 Thu Feb 12 03:41:00 1998 J"orn Rennecke <amylaar@cygnus.co.uk>
723
724 Fix rac to accept only a0:
725 * d10v.h (OPERAND_ACC): Split into:
726 (OPERAND_ACC0, OPERAND_ACC1) .
727 (OPERAND_GPR): Define.
728
729 Wed Feb 11 17:31:53 1998 Doug Evans <devans@seba.cygnus.com>
730
731 * cgen.h (CGEN_FIELDS): Define here.
732 (CGEN_HW_ENTRY): New member `type'.
733 (hw_list): Delete decl.
734 (enum cgen_mode): Declare.
735 (CGEN_OPERAND): New member `hw'.
736 (enum cgen_operand_instance_type): Declare.
737 (CGEN_OPERAND_INSTANCE): New type.
738 (CGEN_INSN): New member `operands'.
739 (CGEN_OPCODE_DATA): Make hw_list const.
740 (get_insn_operands,lookup_insn): Add prototypes for.
741
742 Tue Feb 3 17:11:23 1998 Doug Evans <devans@seba.cygnus.com>
743
744 * cgen.h (CGEN_INSN_MAX_ATTRS): Renamed from CGEN_MAX_INSN_ATTRS.
745 (CGEN_HW_ENTRY): Move `next' entry to end of struct.
746 (CGEN_KEYWORD_MAX_ATTRS): Renamed from CGEN_MAX_KEYWORD_ATTRS.
747 (CGEN_OPERAND_MAX_ATTRS): Renamed from CGEN_MAX_OPERAND_ATTRS.
748
749 Mon Feb 2 19:19:15 1998 Ian Lance Taylor <ian@cygnus.com>
750
751 * cgen.h: Correct typo in comment end marker.
752
753 Mon Feb 2 17:10:38 1998 Steve Haworth <steve@pm.cse.rmit.EDU.AU>
754
755 * tic30.h: New file.
756
757 Thu Jan 22 17:54:56 1998 Nick Clifton <nickc@cygnus.com>
758
759 * cgen.h: Add prototypes for cgen_save_fixups(),
760 cgen_restore_fixups(), and cgen_swap_fixups(). Change prototype
761 of cgen_asm_finish_insn() to return a char *.
762
763 Wed Jan 14 17:21:43 1998 Nick Clifton <nickc@cygnus.com>
764
765 * cgen.h: Formatting changes to improve readability.
766
767 Mon Jan 12 11:37:36 1998 Doug Evans <devans@seba.cygnus.com>
768
769 * cgen.h (*): Clean up pass over `struct foo' usage.
770 (CGEN_ATTR): Make unsigned char.
771 (CGEN_ATTR_TYPE): Update.
772 (CGEN_ATTR_{ENTRY,TABLE}): New types.
773 (cgen_base): Move member `attrs' to cgen_insn.
774 (CGEN_KEYWORD): New member `null_entry'.
775 (CGEN_{SYNTAX,FORMAT}): New types.
776 (cgen_insn): Format and syntax separated from each other.
777
778 Tue Dec 16 15:15:52 1997 Michael Meissner <meissner@cygnus.com>
779
780 * d30v.h (d30v_opcode): Reorder flags somewhat, add new flags for
781 2 word load/store, ADDppp/SUBppp, 16/32 bit multiply. Make
782 flags_{used,set} long.
783 (d30v_operand): Make flags field long.
784
785 Mon Dec 1 12:24:44 1997 Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>
786
787 * m68k.h: Fix comment describing operand types.
788
789 Sun Nov 23 22:31:27 1997 Michael Meissner <meissner@cygnus.com>
790
791 * d30v.h (SHORT_CMPU): Add case for cmpu instruction, and move
792 everything else after down.
793
794 Tue Nov 18 18:45:14 1997 J"orn Rennecke <amylaar@cygnus.co.uk>
795
796 * d10v.h (OPERAND_FLAG): Split into:
797 (OPERAND_FFLAG, OPERAND_CFLAG) .
798
799 Thu Nov 13 11:04:24 1997 Gavin Koch <gavin@cygnus.com>
800
801 * mips.h (struct mips_opcode): Changed comments to reflect new
802 field usage.
803
804 Fri Oct 24 22:36:20 1997 Ken Raeburn <raeburn@cygnus.com>
805
806 * mips.h: Added to comments a quick-ref list of all assigned
807 operand type characters.
808 (OP_{MASK,SH}_PERFREG): New macros.
809
810 Wed Oct 22 17:28:33 1997 Richard Henderson <rth@cygnus.com>
811
812 * sparc.h: Add '_' and '/' for v9a asr's.
813 Patch from David Miller <davem@vger.rutgers.edu>
814
815 Tue Oct 14 13:22:29 1997 Jeffrey A Law (law@cygnus.com)
816
817 * h8300.h: Bit ops with absolute addresses not in the 8 bit
818 area are not available in the base model (H8/300).
819
820 Thu Sep 25 13:03:41 1997 Ian Lance Taylor <ian@cygnus.com>
821
822 * m68k.h: Remove documentation of ` operand specifier.
823
824 Wed Sep 24 19:00:34 1997 Ian Lance Taylor <ian@cygnus.com>
825
826 * m68k.h: Document q and v operand specifiers.
827
828 Mon Sep 15 18:28:37 1997 Nick Clifton <nickc@cygnus.com>
829
830 * v850.h (struct v850_opcode): Add processors field.
831 (PROCESSOR_V850, PROCESSOR_ALL): New bit constants.
832 (PROCESSOR_V850E, PROCESSOR_NOT_V850): New bit constants.
833 (PROCESSOR_V850EA): New bit constants.
834
835 Mon Sep 15 11:29:43 1997 Ken Raeburn <raeburn@cygnus.com>
836
837 Merge changes from Martin Hunt:
838
839 * d30v.h: Allow up to 64 control registers. Add
840 SHORT_A5S format.
841
842 * d30v.h (LONG_Db): New form for delayed branches.
843
844 * d30v.h: (LONG_Db): New form for repeati.
845
846 * d30v.h (SHORT_D2B): New form.
847
848 * d30v.h (SHORT_A2): New form.
849
850 * d30v.h (OPERAND_2REG): Add new operand to indicate 2
851 registers are used. Needed for VLIW optimization.
852
853 Mon Sep 8 14:05:45 1997 Doug Evans <dje@canuck.cygnus.com>
854
855 * cgen.h: Move assembler interface section
856 up so cgen_parse_operand_result is defined for cgen_parse_address.
857 (cgen_parse_address): Update prototype.
858
859 Tue Sep 2 15:32:32 1997 Nick Clifton <nickc@cygnus.com>
860
861 * v850.h (V850_OPREAND_ADJUST_SHORT_MEMORY): Removed.
862
863 Tue Aug 26 12:21:52 1997 Ian Lance Taylor <ian@cygnus.com>
864
865 * i386.h (two_byte_segment_defaults): Correct base register 5 in
866 modes 1 and 2 to be ss rather than ds. From Gabriel Paubert
867 <paubert@iram.es>.
868
869 * i386.h: Set ud2 to 0x0f0b. From Gabriel Paubert
870 <paubert@iram.es>.
871
872 * i386.h: Comment fixes for ficom[p]?{s,l} from Gabriel Paubert
873 <paubert@iram.es>.
874
875 * i386.h (JUMP_ON_CX_ZERO): Uncomment (define again).
876 (JUMP_ON_ECX_ZERO): Remove commented out macro.
877
878 Fri Aug 22 10:38:29 1997 Nick Clifton <nickc@cygnus.com>
879
880 * v850.h (V850_NOT_R0): New flag.
881
882 Mon Aug 18 11:05:58 1997 Nick Clifton <nickc@cygnus.com>
883
884 * v850.h (struct v850_opcode): Remove flags field.
885
886 Wed Aug 13 18:45:48 1997 Nick Clifton <nickc@cygnus.com>
887
888 * v850.h (struct v850_opcode): Add flags field.
889 (struct v850_operand): Extend meaning of 'bits' and 'shift'
890 fields.
891 (V850E_INSTRUCTION, V850EA_INSTRUCTION): New flags.
892 (V850E_PUSH_POP, V850E_IMMEDIATE16, V850E_IMMEDIATE32): New flags.
893
894 Fri Aug 8 16:58:42 1997 Doug Evans <dje@canuck.cygnus.com>
895
896 * arc.h: New file.
897
898 Thu Jul 24 21:16:58 1997 Doug Evans <dje@canuck.cygnus.com>
899
900 * sparc.h (sparc_opcodes): Declare as const.
901
902 Thu Jul 10 12:53:25 1997 Jeffrey A Law (law@cygnus.com)
903
904 * mips.h (FP_S, FP_D): Define. Bitmasks indicating if an insn
905 uses single or double precision floating point resources.
906 (INSN_NO_ISA, INSN_ISA1): Define.
907 (cpu specific INSN macros): Tweak into bitmasks outside the range
908 of INSN_ISA field.
909
910 Mon Jun 16 14:10:00 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
911
912 * i386.h: Fix pand opcode.
913
914 Mon Jun 2 11:35:09 1997 Gavin Koch <gavin@cygnus.com>
915
916 * mips.h: Widen INSN_ISA and move it to a more convenient
917 bit position. Add INSN_3900.
918
919 Tue May 20 11:25:29 1997 Gavin Koch <gavin@cygnus.com>
920
921 * mips.h (struct mips_opcode): added new field membership.
922
923 Mon May 12 16:26:50 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
924
925 * i386.h (movd): only Reg32 is allowed.
926
927 * i386.h: add fcomp and ud2. From Wayne Scott
928 <wscott@ichips.intel.com>.
929
930 Mon May 5 17:16:21 1997 Ian Lance Taylor <ian@cygnus.com>
931
932 * i386.h: Add MMX instructions.
933
934 Mon May 5 12:45:19 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
935
936 * i386.h: Remove W modifier from conditional move instructions.
937
938 Mon Apr 14 14:56:58 1997 Ian Lance Taylor <ian@cygnus.com>
939
940 * i386.h: Change the opcodes for fsubp, fsubrp, fdivp, and fdivrp
941 with no arguments to match that generated by the UnixWare
942 assembler.
943
944 Thu Apr 10 14:35:00 1997 Doug Evans <dje@canuck.cygnus.com>
945
946 * cgen.h (<cpu>_cgen_assemble_insn): New arg for errmsg.
947 (cgen_parse_operand_fn): Declare.
948 (cgen_init_parse_operand): Declare.
949 (cgen_parse_operand): Renamed from cgen_asm_parse_operand,
950 new argument `want'.
951 (enum cgen_parse_operand_result): Renamed from cgen_asm_result.
952 (enum cgen_parse_operand_type): New enum.
953
954 Sat Apr 5 13:14:05 1997 Ian Lance Taylor <ian@cygnus.com>
955
956 * i386.h: Revert last patch for the NON_BROKEN_OPCODES cases.
957
958 Fri Apr 4 11:46:11 1997 Doug Evans <dje@canuck.cygnus.com>
959
960 * cgen.h: New file.
961
962 Fri Apr 4 14:02:32 1997 Ian Lance Taylor <ian@cygnus.com>
963
964 * i386.h: Correct opcode values for fsubp, fsubrp, fdivp, and
965 fdivrp.
966
967 Tue Mar 25 22:57:26 1997 Stu Grossman (grossman@critters.cygnus.com)
968
969 * v850.h (extract): Make unsigned.
970
971 Mon Mar 24 14:38:15 1997 Ian Lance Taylor <ian@cygnus.com>
972
973 * i386.h: Add iclr.
974
975 Thu Mar 20 19:49:10 1997 Ian Lance Taylor <ian@cygnus.com>
976
977 * i386.h: Change DW to W for cmpxchg and xadd, since they don't
978 take a direction bit.
979
980 Sat Mar 15 19:03:29 1997 H.J. Lu <hjl@lucon.org>
981
982 * sparc.h (sparc_opcode_lookup_arch): Use full prototype.
983
984 Fri Mar 14 15:22:01 1997 Ian Lance Taylor <ian@cygnus.com>
985
986 * sparc.h: Include <ansidecl.h>. Update function declarations to
987 use prototypes, and to use const when appropriate.
988
989 Thu Mar 6 14:18:30 1997 Jeffrey A Law (law@cygnus.com)
990
991 * mn10300.h (MN10300_OPERAND_RELAX): Define.
992
993 Mon Feb 24 15:15:56 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
994
995 * d10v.h: Change pre_defined_registers to
996 d10v_predefined_registers and reg_name_cnt to d10v_reg_name_cnt.
997
998 Sat Feb 22 21:25:00 1997 Dawn Perchik <dawn@cygnus.com>
999
1000 * mips.h: Add macros for cop0, cop1 cop2 and cop3.
1001 Change mips_opcodes from const array to a pointer,
1002 and change bfd_mips_num_opcodes from const int to int,
1003 so that we can increase the size of the mips opcodes table
1004 dynamically.
1005
1006 Fri Feb 21 16:34:18 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
1007
1008 * d30v.h (FLAG_X): Remove unused flag.
1009
1010 Tue Feb 18 17:37:20 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
1011
1012 * d30v.h: New file.
1013
1014 Fri Feb 14 13:16:15 1997 Fred Fish <fnf@cygnus.com>
1015
1016 * tic80.h (PDS_NAME): Macro to access name field of predefined symbols.
1017 (PDS_VALUE): Macro to access value field of predefined symbols.
1018 (tic80_next_predefined_symbol): Add prototype.
1019
1020 Mon Feb 10 10:32:17 1997 Fred Fish <fnf@cygnus.com>
1021
1022 * tic80.h (tic80_symbol_to_value): Change prototype to match
1023 change in function, added class parameter.
1024
1025 Thu Feb 6 17:30:15 1997 Fred Fish <fnf@cygnus.com>
1026
1027 * tic80.h (TIC80_OPERAND_ENDMASK): Add for flagging TIc80
1028 endmask fields, which are somewhat weird in that 0 and 32 are
1029 treated exactly the same.
1030
1031 Thu Jan 30 13:46:18 1997 Fred Fish <fnf@cygnus.com>
1032
1033 * tic80.h: Change all the OPERAND defines to use the form (1 << X)
1034 rather than a constant that is 2**X. Reorder them to put bits for
1035 operands that have symbolic names in the upper bits, so they can
1036 be packed into an int where the lower bits contain the value that
1037 corresponds to that symbolic name.
1038 (predefined_symbo): Add struct.
1039 (tic80_predefined_symbols): Declare array of translations.
1040 (tic80_num_predefined_symbols): Declare size of that array.
1041 (tic80_value_to_symbol): Declare function.
1042 (tic80_symbol_to_value): Declare function.
1043
1044 Wed Jan 29 09:37:25 1997 Jeffrey A Law (law@cygnus.com)
1045
1046 * mn10200.h (MN10200_OPERAND_RELAX): Define.
1047
1048 Sat Jan 18 15:18:59 1997 Fred Fish <fnf@cygnus.com>
1049
1050 * tic80.h (TIC80_NO_R0_DEST): Add for opcodes where r0 cannot
1051 be the destination register.
1052
1053 Thu Jan 16 20:48:55 1997 Fred Fish <fnf@cygnus.com>
1054
1055 * tic80.h (struct tic80_opcode): Change "format" field to "flags".
1056 (FMT_UNUSED, FMT_SI, FMT_LI, FMT_REG): Delete.
1057 (TIC80_VECTOR): Define a flag bit for the flags. This one means
1058 that the opcode can have two vector instructions in a single
1059 32 bit word and we have to encode/decode both.
1060
1061 Tue Jan 14 19:37:09 1997 Fred Fish <fnf@cygnus.com>
1062
1063 * tic80.h (TIC80_OPERAND_PCREL): Renamed from
1064 TIC80_OPERAND_RELATIVE for PC relative.
1065 (TIC80_OPERAND_BASEREL): New flag bit for register
1066 base relative.
1067
1068 Mon Jan 13 15:56:38 1997 Fred Fish <fnf@cygnus.com>
1069
1070 * tic80.h (TIC80_OPERAND_FLOAT): Add for floating point operands.
1071
1072 Mon Jan 6 10:51:15 1997 Fred Fish <fnf@cygnus.com>
1073
1074 * tic80.h (TIC80_OPERAND_SCALED): Operand may have optional
1075 ":s" modifier for scaling.
1076
1077 Sun Jan 5 12:12:19 1997 Fred Fish <fnf@cygnus.com>
1078
1079 * tic80.h (TIC80_OPERAND_M_SI): Add operand modifier for ":m".
1080 (TIC80_OPERAND_M_LI): Ditto
1081
1082 Sat Jan 4 19:02:44 1997 Fred Fish <fnf@cygnus.com>
1083
1084 * tic80.h (TIC80_OPERAND_BITNUM): Renamed from TIC80_OPERAND_CC_SZ.
1085 (TIC80_OPERAND_CC): New define for condition code operand.
1086 (TIC80_OPERAND_CR): New define for control register operand.
1087
1088 Fri Jan 3 16:22:23 1997 Fred Fish <fnf@cygnus.com>
1089
1090 * tic80.h (struct tic80_opcode): Name changed.
1091 (struct tic80_opcode): Remove format field.
1092 (struct tic80_operand): Add insertion and extraction functions.
1093 (TIC80_OPERAND_*): Remove old bogus values, start adding new
1094 correct ones.
1095 (FMT_*): Ditto.
1096
1097 Tue Dec 31 15:05:41 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1098
1099 * v850.h (V850_OPERAND_ADJUST_SHORT_MEMORY): New flag to adjust
1100 type IV instruction offsets.
1101
1102 Fri Dec 27 22:23:10 1996 Fred Fish <fnf@cygnus.com>
1103
1104 * tic80.h: New file.
1105
1106 Wed Dec 18 10:06:31 1996 Jeffrey A Law (law@cygnus.com)
1107
1108 * mn10200.h (MN10200_OPERAND_NOCHECK): Define.
1109
1110 Sat Dec 14 10:48:31 1996 Fred Fish <fnf@ninemoons.com>
1111
1112 * mn10200.h: Fix comment, mn10200_operand not powerpc_operand.
1113 * mn10300.h: Fix comment, mn10300_operand not powerpc_operand.
1114 * v850.h: Fix comment, v850_operand not powerpc_operand.
1115
1116 Mon Dec 9 16:45:39 1996 Jeffrey A Law (law@cygnus.com)
1117
1118 * mn10200.h: Flesh out structures and definitions needed by
1119 the mn10200 assembler & disassembler.
1120
1121 Tue Nov 26 10:46:56 1996 Ian Lance Taylor <ian@cygnus.com>
1122
1123 * mips.h: Add mips16 definitions.
1124
1125 Mon Nov 25 17:56:54 1996 J.T. Conklin <jtc@cygnus.com>
1126
1127 * m68k.h: Document new <, >, m, n, o and p operand specifiers.
1128
1129 Wed Nov 20 10:59:41 1996 Jeffrey A Law (law@cygnus.com)
1130
1131 * mn10300.h (MN10300_OPERAND_PCREL): Define.
1132 (MN10300_OPERAND_MEMADDR): Define.
1133
1134 Tue Nov 19 13:30:40 1996 Jeffrey A Law (law@cygnus.com)
1135
1136 * mn10300.h (MN10300_OPERAND_REG_LIST): Define.
1137
1138 Wed Nov 6 13:41:08 1996 Jeffrey A Law (law@cygnus.com)
1139
1140 * mn10300.h (MN10300_OPERAND_SPLIT): Define.
1141
1142 Tue Nov 5 13:26:12 1996 Jeffrey A Law (law@cygnus.com)
1143
1144 * mn10300.h (MN10300_OPERAND_EXTENDED): Define.
1145
1146 Mon Nov 4 12:52:48 1996 Jeffrey A Law (law@cygnus.com)
1147
1148 * mn10300.h (MN10300_OPERAND_REPEATED): Define.
1149
1150 Fri Nov 1 10:31:02 1996 Richard Henderson <rth@tamu.edu>
1151
1152 * alpha.h: Don't include "bfd.h"; private relocation types are now
1153 negative to minimize problems with shared libraries. Organize
1154 instruction subsets by AMASK extensions and PALcode
1155 implementation.
1156 (struct alpha_operand): Move flags slot for better packing.
1157
1158 Tue Oct 29 12:19:10 1996 Jeffrey A Law (law@cygnus.com)
1159
1160 * v850.h (V850_OPERAND_RELAX): New operand flag.
1161
1162 Thu Oct 10 14:29:11 1996 Jeffrey A Law (law@cygnus.com)
1163
1164 * mn10300.h (FMT_*): Move operand format definitions
1165 here.
1166
1167 Tue Oct 8 14:48:07 1996 Jeffrey A Law (law@cygnus.com)
1168
1169 * mn10300.h (MN10300_OPERAND_PAREN): Define.
1170
1171 Mon Oct 7 16:52:11 1996 Jeffrey A Law (law@cygnus.com)
1172
1173 * mn10300.h (mn10300_opcode): Add "format" field.
1174 (MN10300_OPERAND_*): Define.
1175
1176 Thu Oct 3 10:33:46 1996 Jeffrey A Law (law@cygnus.com)
1177
1178 * mn10x00.h: Delete.
1179 * mn10200.h, mn10300.h: New files.
1180
1181 Wed Oct 2 21:31:26 1996 Jeffrey A Law (law@cygnus.com)
1182
1183 * mn10x00.h: New file.
1184
1185 Fri Sep 27 18:26:46 1996 Stu Grossman (grossman@critters.cygnus.com)
1186
1187 * v850.h: Add new flag to indicate this instruction uses a PC
1188 displacement.
1189
1190 Fri Sep 13 14:58:13 1996 Jeffrey A Law (law@cygnus.com)
1191
1192 * h8300.h (stmac): Add missing instruction.
1193
1194 Sat Aug 31 16:02:03 1996 Jeffrey A Law (law@cygnus.com)
1195
1196 * v850.h (v850_opcode): Remove "size" field. Add "memop"
1197 field.
1198
1199 Fri Aug 23 10:39:08 1996 Jeffrey A Law (law@cygnus.com)
1200
1201 * v850.h (V850_OPERAND_EP): Define.
1202
1203 * v850.h (v850_opcode): Add size field.
1204
1205 Thu Aug 22 16:51:25 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1206
1207 * v850.h (v850_operands): Add insert and extract fields, pointers
1208 to functions used to handle unusual operand encoding.
1209 (V850_OPERAND_REG, V850_OPERAND_SRG, V850_OPERAND_CC,
1210 V850_OPERAND_SIGNED): Defined.
1211
1212 Wed Aug 21 17:45:10 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1213
1214 * v850.h (v850_operands): Add flags field.
1215 (OPERAND_REG, OPERAND_NUM): Defined.
1216
1217 Tue Aug 20 14:52:02 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1218
1219 * v850.h: New file.
1220
1221 Fri Aug 16 14:44:15 1996 James G. Smith <jsmith@cygnus.co.uk>
1222
1223 * mips.h (OP_SH_LOCC, OP_SH_HICC, OP_MASK_CC, OP_SH_COP1NORM,
1224 OP_MASK_COP1NORM, OP_SH_COP1SPEC, OP_MASK_COP1SPEC,
1225 OP_MASK_COP1SCLR, OP_MASK_COP1CMP, OP_SH_COP1CMP, OP_SH_FORMAT,
1226 OP_MASK_FORMAT, OP_SH_TRUE, OP_MASK_TRUE, OP_SH_GE, OP_MASK_GE,
1227 OP_SH_UNSIGNED, OP_MASK_UNSIGNED, OP_SH_HINT, OP_MASK_HINT):
1228 Defined.
1229
1230 Fri Aug 16 00:15:15 1996 Jeffrey A Law (law@cygnus.com)
1231
1232 * hppa.h (pitlb, pitlbe, iitlba, iitlbp, fic, fice): Accept
1233 a 3 bit space id instead of a 2 bit space id.
1234
1235 Thu Aug 15 13:11:46 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1236
1237 * d10v.h: Add some additional defines to support the
1238 assembler in determining which operations can be done in parallel.
1239
1240 Tue Aug 6 11:13:22 1996 Jeffrey A Law (law@cygnus.com)
1241
1242 * h8300.h (SN): Define.
1243 (eepmov.b): Renamed from "eepmov"
1244 (nop, bpt, rte, rts, sleep, clrmac): These have no size associated
1245 with them.
1246
1247 Fri Jul 26 11:47:10 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1248
1249 * d10v.h (OPERAND_SHIFT): New operand flag.
1250
1251 Thu Jul 25 12:06:22 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1252
1253 * d10v.h: Changes for divs, parallel-only instructions, and
1254 signed numbers.
1255
1256 Mon Jul 22 11:21:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1257
1258 * d10v.h (pd_reg): Define. Putting the definition here allows
1259 the assembler and disassembler to share the same struct.
1260
1261 Mon Jul 22 12:15:25 1996 Ian Lance Taylor <ian@cygnus.com>
1262
1263 * i960.h (i960_opcodes): "halt" takes an argument. From Stephen
1264 Williams <steve@icarus.com>.
1265
1266 Wed Jul 17 14:46:38 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1267
1268 * d10v.h: New file.
1269
1270 Thu Jul 11 12:09:15 1996 Jeffrey A Law (law@cygnus.com)
1271
1272 * h8300.h (band, bclr): Force high bit of immediate nibble to zero.
1273
1274 Wed Jul 3 14:30:12 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1275
1276 * m68k.h (mcf5200): New macro.
1277 Document names of coldfire control registers.
1278
1279 Tue Jul 2 23:05:45 1996 Jeffrey A Law (law@cygnus.com)
1280
1281 * h8300.h (SRC_IN_DST): Define.
1282
1283 * h8300.h (UNOP3): Mark the register operand in this insn
1284 as a source operand, not a destination operand.
1285 (SHIFT_2, SHIFT_IMM): Remove. Eliminate all references.
1286 (UNOP3): Change SHIFT_IMM to IMM for H8/S bitops. Mark
1287 register operand with SRC_IN_DST.
1288
1289 Fri Jun 21 13:52:17 1996 Richard Henderson <rth@tamu.edu>
1290
1291 * alpha.h: New file.
1292
1293 Thu Jun 20 15:02:57 1996 Ian Lance Taylor <ian@cygnus.com>
1294
1295 * rs6k.h: Remove obsolete file.
1296
1297 Wed Jun 19 15:29:38 1996 Ian Lance Taylor <ian@cygnus.com>
1298
1299 * i386.h: Correct opcode values for faddp, fsubp, fsubrp, fmulp,
1300 fdivp, and fdivrp. Add ffreep.
1301
1302 Tue Jun 18 16:06:00 1996 Jeffrey A. Law <law@rtl.cygnus.com>
1303
1304 * h8300.h: Reorder various #defines for readability.
1305 (ABS32SRC, ABS32DST, DSP32LIST, ABS32LIST, A32LIST): Define.
1306 (BITOP): Accept additional (unused) argument. All callers changed.
1307 (EBITOP): Likewise.
1308 (O_LAST): Bump.
1309 (ldc, stc, movb, movw, movl): Use 32bit offsets and absolutes.
1310
1311 * h8300.h (EXR, SHIFT_2, MACREG, SHIFT_IMM, RDINC): Define.
1312 (O_TAS, O_CLRMAC, O_LDMAC, O_MAC, O_LDM, O_STM): Define.
1313 (BITOP, EBITOP): Handle new H8/S addressing modes for
1314 bit insns.
1315 (UNOP3): Handle new shift/rotate insns on the H8/S.
1316 (insns using exr): New instructions.
1317 (tas, mac, ldmac, clrmac, ldm, stm): New instructions.
1318
1319 Thu May 23 16:56:48 1996 Jeffrey A Law (law@cygnus.com)
1320
1321 * h8300.h (add.l): Undo Apr 5th change. The manual I had
1322 was incorrect.
1323
1324 Mon May 6 23:38:22 1996 Jeffrey A Law (law@cygnus.com)
1325
1326 * h8300.h (START): Remove.
1327 (MEMRELAX): Define. Mark absolute memory operands in mov.b, mov.w
1328 and mov.l insns that can be relaxed.
1329
1330 Tue Apr 30 18:30:58 1996 Ian Lance Taylor <ian@cygnus.com>
1331
1332 * i386.h: Remove Abs32 from lcall.
1333
1334 Mon Apr 22 17:09:23 1996 Doug Evans <dje@blues.cygnus.com>
1335
1336 * sparc.h (SPARC_OPCODE_ARCH_V9_P): New macro.
1337 (SLCPOP): New macro.
1338 Mark X,Y opcode letters as in use.
1339
1340 Thu Apr 11 17:28:18 1996 Ian Lance Taylor <ian@cygnus.com>
1341
1342 * sparc.h (F_FLOAT, F_FBR): Define.
1343
1344 Fri Apr 5 16:55:34 1996 Jeffrey A Law (law@cygnus.com)
1345
1346 * h8300.h (ABS8MEM): Renamed from ABSMOV. Remove ABSMOV
1347 from all insns.
1348 (ABS8SRC,ABS8DST): Add ABS8MEM.
1349 (add.l): Fix reg+reg variant.
1350 (eepmov.w): Renamed from eepmovw.
1351 (ldc,stc): Fix many cases.
1352
1353 Sun Mar 31 13:30:03 1996 Doug Evans <dje@canuck.cygnus.com>
1354
1355 * sparc.h (SPARC_OPCODE_ARCH_MASK): New macro.
1356
1357 Thu Mar 7 15:08:23 1996 Doug Evans <dje@charmed.cygnus.com>
1358
1359 * sparc.h (O): Mark operand letter as in use.
1360
1361 Tue Feb 20 20:46:21 1996 Doug Evans <dje@charmed.cygnus.com>
1362
1363 * sparc.h (sparc_{encode,decode}_sparclet_cpreg): Declare.
1364 Mark operand letters uU as in use.
1365
1366 Mon Feb 19 01:59:08 1996 Doug Evans <dje@charmed.cygnus.com>
1367
1368 * sparc.h (sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_SPARCLET.
1369 (sparc_opcode_arch): Delete member `conflicts'. Add `supported'.
1370 (SPARC_OPCODE_SUPPORTED): New macro.
1371 (SPARC_OPCODE_CONFLICT_P): Rewrite.
1372 (F_NOTV9): Delete.
1373
1374 Fri Feb 16 12:23:34 1996 Jeffrey A Law (law@cygnus.com)
1375
1376 * sparc.h (sparc_opcode_lookup_arch) Make return type in
1377 declaration consistent with return type in definition.
1378
1379 Wed Feb 14 18:14:11 1996 Alan Modra <alan@spri.levels.unisa.edu.au>
1380
1381 * i386.h (i386_optab): Remove Data32 from pushf and popf.
1382
1383 Thu Feb 8 14:27:21 1996 James Carlson <carlson@xylogics.com>
1384
1385 * i386.h (i386_regtab): Add 80486 test registers.
1386
1387 Mon Feb 5 18:35:46 1996 Ian Lance Taylor <ian@cygnus.com>
1388
1389 * i960.h (I_HX): Define.
1390 (i960_opcodes): Add HX instruction.
1391
1392 Mon Jan 29 12:43:39 1996 Ken Raeburn <raeburn@cygnus.com>
1393
1394 * i386.h: Fix waiting forms of finit, fstenv, fsave, fstsw, fstcw,
1395 and fclex.
1396
1397 Wed Jan 24 22:36:59 1996 Doug Evans <dje@charmed.cygnus.com>
1398
1399 * sparc.h (enum sparc_opcode_arch_val): Replaces sparc_architecture.
1400 (SPARC_OPCODE_CONFLICT_P): Renamed from ARCHITECTURES_CONFLICT_P.
1401 (bfd_* defines): Delete.
1402 (sparc_opcode_archs): Replaces architecture_pname.
1403 (sparc_opcode_lookup_arch): Declare.
1404 (NUMOPCODES): Delete.
1405
1406 Mon Jan 22 08:24:32 1996 Doug Evans <dje@charmed.cygnus.com>
1407
1408 * sparc.h (enum sparc_architecture): Add v9a.
1409 (ARCHITECTURES_CONFLICT_P): Update.
1410
1411 Thu Dec 28 13:27:53 1995 John Hassey <hassey@rtp.dg.com>
1412
1413 * i386.h: Added Pentium Pro instructions.
1414
1415 Thu Nov 2 22:59:22 1995 Ian Lance Taylor <ian@cygnus.com>
1416
1417 * m68k.h: Document new 'W' operand place.
1418
1419 Tue Oct 24 10:49:10 1995 Jeffrey A Law (law@cygnus.com)
1420
1421 * hppa.h: Add lci and syncdma instructions.
1422
1423 Mon Oct 23 11:09:16 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
1424
1425 * mips.h: Added INSN_4100 flag to mark NEC VR4100 specific
1426 instructions.
1427
1428 Mon Oct 16 10:28:15 1995 Michael Meissner <meissner@tiktok.cygnus.com>
1429
1430 * ppc.h (PPC_OPCODE_{COMMON,ANY}): New opcode flags for
1431 assembler's -mcom and -many switches.
1432
1433 Wed Oct 11 16:56:33 1995 Ken Raeburn <raeburn@cygnus.com>
1434
1435 * i386.h: Fix cmpxchg8b extension opcode description.
1436
1437 Thu Oct 5 18:03:36 1995 Ken Raeburn <raeburn@cygnus.com>
1438
1439 * i386.h: Add Pentium instructions wrmsr, rdtsc, rdmsr, cmpxchg8b,
1440 and register cr4.
1441
1442 Tue Sep 19 15:26:43 1995 Ian Lance Taylor <ian@cygnus.com>
1443
1444 * m68k.h: Change comment: split type P into types 0, 1 and 2.
1445
1446 Wed Aug 30 13:50:55 1995 Doug Evans <dje@canuck.cygnus.com>
1447
1448 * sparc.h (sparc_{encode,decode}_prefetch): Declare.
1449
1450 Tue Aug 29 15:34:58 1995 Doug Evans <dje@canuck.cygnus.com>
1451
1452 * sparc.h (sparc_{encode,decode}_{asi,membar}): Declare.
1453
1454 Wed Aug 2 18:32:19 1995 Ian Lance Taylor <ian@cygnus.com>
1455
1456 * m68kmri.h: Remove.
1457
1458 * m68k.h: Move tables into opcodes/m68k-opc.c, leaving just the
1459 declarations. Remove F_ALIAS and flag field of struct
1460 m68k_opcode. Change arch field of struct m68k_opcode to unsigned
1461 int. Make name and args fields of struct m68k_opcode const.
1462
1463 Wed Aug 2 08:16:46 1995 Doug Evans <dje@canuck.cygnus.com>
1464
1465 * sparc.h (F_NOTV9): Define.
1466
1467 Tue Jul 11 14:20:42 1995 Jeff Spiegel <jeffs@lsil.com>
1468
1469 * mips.h (INSN_4010): Define.
1470
1471 Wed Jun 21 18:49:51 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1472
1473 * m68k.h (TBL1): Reverse sense of "round" argument in result.
1474
1475 Changes from Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>:
1476 * m68k.h: Fix argument descriptions of coprocessor
1477 instructions to allow only alterable operands where appropriate.
1478 [!NO_DEFAULT_SIZES]: An omitted size defaults to `w'.
1479 (m68k_opcode_aliases): Add more aliases.
1480
1481 Fri Apr 14 22:15:34 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1482
1483 * m68k.h: Added explcitly short-sized conditional branches, and a
1484 bunch of aliases (fmov*, ftest*, tdivul) to support gcc's
1485 svr4-based configurations.
1486
1487 Mon Mar 13 21:30:01 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1488
1489 Mon Feb 27 08:36:39 1995 Bryan Ford <baford@cs.utah.edu>
1490 * i386.h: added missing Data16/Data32 flags to a few instructions.
1491
1492 Wed Mar 8 15:19:53 1995 Ian Lance Taylor <ian@cygnus.com>
1493
1494 * mips.h (OP_MASK_FR, OP_SH_FR): Define.
1495 (OP_MASK_BCC, OP_SH_BCC): Define.
1496 (OP_MASK_PREFX, OP_SH_PREFX): Define.
1497 (OP_MASK_CCC, OP_SH_CCC): Define.
1498 (INSN_READ_FPR_R): Define.
1499 (INSN_RFE): Delete.
1500
1501 Wed Mar 8 03:13:23 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1502
1503 * m68k.h (enum m68k_architecture): Deleted.
1504 (struct m68k_opcode_alias): New type.
1505 (m68k_opcodes): Now const. Deleted opcode aliases with exactly
1506 matching constraints, values and flags. As a side effect of this,
1507 the MOTOROLA_SYNTAX_ONLY and MIT_SYNTAX_ONLY macros, which so far
1508 as I know were never used, now may need re-examining.
1509 (numopcodes): Now const.
1510 (m68k_opcode_aliases, numaliases): New variables.
1511 (endop): Deleted.
1512 [DONT_DEFINE_TABLE]: Declare numopcodes, numaliases, and
1513 m68k_opcode_aliases; update declaration of m68k_opcodes.
1514
1515 Mon Mar 6 10:02:00 1995 Jeff Law (law@snake.cs.utah.edu)
1516
1517 * hppa.h (delay_type): Delete unused enumeration.
1518 (pa_opcode): Replace unused delayed field with an architecture
1519 field.
1520 (pa_opcodes): Mark each instruction as either PA1.0 or PA1.1.
1521
1522 Fri Mar 3 16:10:24 1995 Ian Lance Taylor <ian@cygnus.com>
1523
1524 * mips.h (INSN_ISA4): Define.
1525
1526 Fri Feb 24 19:13:37 1995 Ian Lance Taylor <ian@cygnus.com>
1527
1528 * mips.h (M_DLA_AB, M_DLI): Define.
1529
1530 Thu Feb 23 17:33:09 1995 Jeff Law (law@snake.cs.utah.edu)
1531
1532 * hppa.h (fstwx): Fix single-bit error.
1533
1534 Wed Feb 15 12:19:52 1995 Ian Lance Taylor <ian@cygnus.com>
1535
1536 * mips.h (M_ULD, M_ULD_A, M_USD, M_USD_A): Define.
1537
1538 Mon Feb 6 10:35:23 1995 J.T. Conklin <jtc@rtl.cygnus.com>
1539
1540 * i386.h: added cpuid instruction , and dr[0-7] aliases for the
1541 debug registers. From Charles Hannum (mycroft@netbsd.org).
1542
1543 Mon Feb 6 03:31:54 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1544
1545 Changes from Bryan Ford <baford@schirf.cs.utah.edu> for 16-bit
1546 i386 support:
1547 * i386.h (MOV_AX_DISP32): New macro.
1548 (i386_optab): Added Data16 and Data32 as needed. Added "w" forms
1549 of several call/return instructions.
1550 (ADDR_PREFIX_OPCODE): New macro.
1551
1552 Mon Jan 23 16:45:43 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1553
1554 Sat Jan 21 17:50:38 1995 Pat Rankin (rankin@eql.caltech.edu)
1555
1556 * ../include/opcode/vax.h (struct vot_wot, field `args'): make
1557 it pointer to const char;
1558 (struct vot, field `name'): ditto.
1559
1560 Thu Jan 19 14:47:53 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1561
1562 * vax.h: Supply and properly group all values in end sentinel.
1563
1564 Tue Jan 17 10:55:30 1995 Ian Lance Taylor <ian@sanguine.cygnus.com>
1565
1566 * mips.h (INSN_ISA, INSN_4650): Define.
1567
1568 Wed Oct 19 13:34:17 1994 Ian Lance Taylor <ian@sanguine.cygnus.com>
1569
1570 * a29k.h: Add operand type 'I' for `inv' and `iretinv'. On
1571 systems with a separate instruction and data cache, such as the
1572 29040, these instructions take an optional argument.
1573
1574 Wed Sep 14 17:44:20 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1575
1576 * mips.h (INSN_STORE_MEMORY): Correct value to not conflict with
1577 INSN_TRAP.
1578
1579 Tue Sep 6 11:39:08 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1580
1581 * mips.h (INSN_STORE_MEMORY): Define.
1582
1583 Thu Jul 28 19:28:07 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1584
1585 * sparc.h: Document new operand type 'x'.
1586
1587 Tue Jul 26 17:48:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1588
1589 * i960.h (I_CX2): New instruction category. It includes
1590 instructions available on Cx and Jx processors.
1591 (I_JX): New instruction category, for JX-only instructions.
1592 (i960_opcodes): Put eshro and sysctl in I_CX2 category. Added
1593 Jx-only instructions, in I_JX category.
1594
1595 Wed Jul 13 18:43:47 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1596
1597 * ns32k.h (endop): Made pointer const too.
1598
1599 Sun Jul 10 11:01:09 1994 Ian Dall (dall@hfrd.dsto.gov.au)
1600
1601 * ns32k.h: Drop Q operand type as there is no correct use
1602 for it. Add I and Z operand types which allow better checking.
1603
1604 Thu Jul 7 12:34:48 1994 Steve Chamberlain (sac@jonny.cygnus.com)
1605
1606 * h8300.h (xor.l) :fix bit pattern.
1607 (L_2): New size of operand.
1608 (trapa): Use it.
1609
1610 Fri Jun 10 16:38:11 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1611
1612 * m68k.h: Move "trap" before "tpcc" to change disassembly.
1613
1614 Fri Jun 3 15:57:36 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1615
1616 * sparc.h: Include v9 definitions.
1617
1618 Thu Jun 2 12:23:17 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1619
1620 * m68k.h (m68060): Defined.
1621 (m68040up, mfloat, mmmu): Include it.
1622 (struct m68k_opcode): Widen `arch' field.
1623 (m68k_opcodes): Updated for M68060. Removed comments that were
1624 instructions commented out by "JF" years ago.
1625
1626 Thu Apr 28 18:31:14 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1627
1628 * m68k.h (struct m68k_opcode): Shorten `arch' field to 8 bits, and
1629 add a one-bit `flags' field.
1630 (F_ALIAS): New macro.
1631
1632 Wed Apr 27 11:29:52 1994 Steve Chamberlain (sac@cygnus.com)
1633
1634 * h8300.h (dec, inc): Get encoding right.
1635
1636 Mon Apr 4 13:12:43 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1637
1638 * ppc.h (struct powerpc_operand): Removed signedp field; just use
1639 a flag instead.
1640 (PPC_OPERAND_SIGNED): Define.
1641 (PPC_OPERAND_SIGNOPT): Define.
1642
1643 Thu Mar 31 19:34:08 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1644
1645 * i386.h (IS_JUMP_ON_ECX_ZERO, "jcxz" pattern): Operand size
1646 prefix is 0x66, not 0x67. Patch from H.J. Lu (hlu@nynexst.com).
1647
1648 Thu Mar 3 15:51:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1649
1650 * i386.h: Reverse last change. It'll be handled in gas instead.
1651
1652 Thu Feb 24 15:29:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1653
1654 * i386.h (sar): Disabled the two-operand Imm1 form, since it was
1655 slower on the 486 and used the implicit shift count despite the
1656 explicit operand. The one-operand form is still available to get
1657 the shorter form with the implicit shift count.
1658
1659 Thu Feb 17 12:27:52 1994 Torbjorn Granlund (tege@mexican.cygnus.com)
1660
1661 * hppa.h: Fix typo in fstws arg string.
1662
1663 Wed Feb 9 21:23:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1664
1665 * ppc.h (struct powerpc_opcode): Make operands field unsigned.
1666
1667 Mon Feb 7 19:14:58 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1668
1669 * ppc.h (PPC_OPCODE_601): Define.
1670
1671 Fri Feb 4 23:43:50 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1672
1673 * hppa.h (addb): Use '@' for addb and addib pseudo ops.
1674 (so we can determine valid completers for both addb and addb[tf].)
1675
1676 * hppa.h (xmpyu): No floating point format specifier for the
1677 xmpyu instruction.
1678
1679 Fri Feb 4 23:36:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1680
1681 * ppc.h (PPC_OPERAND_NEXT): Define.
1682 (PPC_OPERAND_NEGATIVE): Change value to make room for above.
1683 (struct powerpc_macro): Define.
1684 (powerpc_macros, powerpc_num_macros): Declare.
1685
1686 Fri Jan 21 19:13:50 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1687
1688 * ppc.h: New file. Header file for PowerPC opcode table.
1689
1690 Mon Jan 17 00:14:23 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1691
1692 * hppa.h: More minor template fixes for sfu and copr (to allow
1693 for easier disassembly).
1694
1695 * hppa.h: Fix templates for all the sfu and copr instructions.
1696
1697 Wed Dec 15 15:12:42 1993 Ken Raeburn (raeburn@cujo.cygnus.com)
1698
1699 * i386.h (push): Permit Imm16 operand too.
1700
1701 Sat Dec 11 16:14:06 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1702
1703 * h8300.h (andc): Exists in base arch.
1704
1705 Wed Dec 1 12:15:32 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1706
1707 * From Hisashi MINAMINO <minamino@sramhc.sra.co.jp>
1708 * hppa.h: #undef NONE to avoid conflict with hiux include files.
1709
1710 Sun Nov 21 22:06:57 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1711
1712 * hppa.h: Add FP quadword store instructions.
1713
1714 Wed Nov 17 17:13:16 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1715
1716 * mips.h: (M_J_A): Added.
1717 (M_LA): Removed.
1718
1719 Mon Nov 8 12:12:47 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1720
1721 * mips.h (OP_MASK_CACHE, OP_SH_CACHE): Define. From Ted Lemon
1722 <mellon@pepper.ncd.com>.
1723
1724 Sun Nov 7 00:30:11 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1725
1726 * hppa.h: Immediate field in probei instructions is unsigned,
1727 not low-sign extended.
1728
1729 Wed Nov 3 10:30:00 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1730
1731 * m88k.h (RRI10MASK): Change from 0xfc00ffe0 to 0xfc00fc00.
1732
1733 Tue Nov 2 12:41:30 1993 Ken Raeburn (raeburn@rover.cygnus.com)
1734
1735 * i386.h: Add "fxch" without operand.
1736
1737 Mon Nov 1 18:13:03 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1738
1739 * mips.h (M_JAL_1, M_JAL_2, M_JAL_A): Added.
1740
1741 Sat Oct 2 22:26:11 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1742
1743 * hppa.h: Add gfw and gfr to the opcode table.
1744
1745 Wed Sep 29 16:23:00 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1746
1747 * m88k.h: extended to handle m88110.
1748
1749 Tue Sep 28 19:19:08 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1750
1751 * hppa.h (be, ble): Use operand type 'z' to denote absolute branch
1752 addresses.
1753
1754 Tue Sep 14 14:04:35 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1755
1756 * i960.h (i960_opcodes): Properly bracket initializers.
1757
1758 Mon Sep 13 12:50:52 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1759
1760 * m88k.h (BOFLAG): rewrite to avoid nested comment.
1761
1762 Mon Sep 13 15:46:06 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1763
1764 * m68k.h (two): Protect second argument with parentheses.
1765
1766 Fri Sep 10 16:29:47 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1767
1768 * i386.h (i386_optab): Added new instruction "rsm" (for i386sl).
1769 Deleted old in/out instructions in "#if 0" section.
1770
1771 Thu Sep 9 17:42:19 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1772
1773 * i386.h (i386_optab): Properly bracket initializers.
1774
1775 Wed Aug 25 13:50:56 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1776
1777 * hppa.h (pa_opcode): Use '|' for movb and movib insns. (From
1778 Jeff Law, law@cs.utah.edu).
1779
1780 Mon Aug 23 16:55:03 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1781
1782 * i386.h (lcall): Accept Imm32 operand also.
1783
1784 Mon Aug 23 12:43:11 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1785
1786 * mips.h (M_ABSU): Removed (absolute value of unsigned number??).
1787 (M_DABS): Added.
1788
1789 Thu Aug 19 15:08:37 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1790
1791 * mips.h (INSN_*): Changed values. Removed unused definitions.
1792 Added INSN_COND_BRANCH_LIKELY, INSN_ISA2 and INSN_ISA3. Split
1793 INSN_LOAD_DELAY into INSN_LOAD_MEMORY_DELAY and
1794 INSN_LOAD_COPROC_DELAY. Split INSN_COPROC_DELAY into
1795 INSN_COPROC_MOVE_DELAY and INSN_COPROC_MEMORY_DELAY.
1796 (M_*): Added new values for r6000 and r4000 macros.
1797 (ANY_DELAY): Removed.
1798
1799 Wed Aug 18 15:37:48 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1800
1801 * mips.h: Added M_LI_S and M_LI_SS.
1802
1803 Tue Aug 17 07:08:08 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1804
1805 * h8300.h: Get some rare mov.bs correct.
1806
1807 Thu Aug 5 09:15:17 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1808
1809 * sparc.h: Don't define const ourself; rely on ansidecl.h having
1810 been included.
1811
1812 Fri Jul 30 18:41:11 1993 John Gilmore (gnu@cygnus.com)
1813
1814 * sparc.h (F_JSR, F_UNBR, F_CONDBR): Add new flags to mark
1815 jump instructions, for use in disassemblers.
1816
1817 Thu Jul 22 07:25:27 1993 Ian Lance Taylor (ian@cygnus.com)
1818
1819 * m88k.h: Make bitfields just unsigned, not unsigned long or
1820 unsigned short.
1821
1822 Wed Jul 21 11:55:31 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1823
1824 * hppa.h: New argument type 'y'. Use in various float instructions.
1825
1826 Mon Jul 19 17:17:03 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1827
1828 * hppa.h (break): First immediate field is unsigned.
1829
1830 * hppa.h: Add rfir instruction.
1831
1832 Sun Jul 18 16:28:08 1993 Jim Kingdon (kingdon@rtl.cygnus.com)
1833
1834 * mips.h: Split the actual table out into ../../opcodes/mips-opc.c.
1835
1836 Fri Jul 16 09:59:29 1993 Ian Lance Taylor (ian@cygnus.com)
1837
1838 * mips.h: Reworked the hazard information somewhat, and fixed some
1839 bugs in the instruction hazard descriptions.
1840
1841 Thu Jul 15 12:42:01 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1842
1843 * m88k.h: Corrected a couple of opcodes.
1844
1845 Tue Jul 6 15:17:35 1993 Ian Lance Taylor (ian@cygnus.com)
1846
1847 * mips.h: Replaced with version from Ralph Campbell and OSF. The
1848 new version includes instruction hazard information, but is
1849 otherwise reasonably similar.
1850
1851 Thu Jul 1 20:36:17 1993 Doug Evans (dje@canuck.cygnus.com)
1852
1853 * h8300.h: Fix typo in UNOP3 (affected sh[al][lr].l).
1854
1855 Fri Jun 11 18:38:44 1993 Ken Raeburn (raeburn@cygnus.com)
1856
1857 Patches from Jeff Law, law@cs.utah.edu:
1858 * hppa.h: Clean up some of the OLD_TABLE, non-OLD_TABLE braindamage.
1859 Make the tables be the same for the following instructions:
1860 "bb", "addb[tf]", "addib[tf]", "add", "add[loc]", "addco",
1861 "sh[123]add", "sh[123]add[lo]", "sub", "sub[obt]", "sub[bt]o",
1862 "ds", "comclr", "addi", "addi[ot]", "addito", "subi", "subio",
1863 "comiclr", "fadd", "fsub", "fmpy", "fdiv", "fsqrt", "fabs",
1864 "frnd", "fcpy", "fcnvff", "fcnvxf", "fcnvfx", "fcnvfxt",
1865 "fcmp", and "ftest".
1866
1867 * hppa.h: Make new and old tables the same for "break", "mtctl",
1868 "mfctl", "bb", "ssm", "rsm", "xmpyu", "fmpyadd", "fmpysub".
1869 Fix typo in last patch. Collapse several #ifdefs into a
1870 single #ifdef.
1871
1872 * hppa.h: Delete remaining OLD_TABLE code. Bring some
1873 of the comments up-to-date.
1874
1875 * hppa.h: Update "free list" of letters and update
1876 comments describing each letter's function.
1877
1878 Fri Jun 4 15:41:37 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1879
1880 * h8300.h: checkpoint, includes H8/300-H opcodes.
1881
1882 Thu Jun 3 15:42:59 1993 Stu Grossman (grossman@cygnus.com)
1883
1884 * Patches from Jeffrey Law <law@cs.utah.edu>.
1885 * hppa.h: Rework single precision FP
1886 instructions so that they correctly disassemble code
1887 PA1.1 code.
1888
1889 Thu May 27 19:21:22 1993 Bruce Bauman (boot@osf.org)
1890
1891 * i386.h (i386_optab, mov pattern): Remove Mem16 restriction from
1892 mov to allow instructions like mov ss,xyz(ecx) to assemble.
1893
1894 Tue May 25 00:39:40 1993 Ken Raeburn (raeburn@cygnus.com)
1895
1896 * hppa.h: Use new version from Utah if OLD_TABLE isn't defined;
1897 gdb will define it for now.
1898
1899 Mon May 24 15:20:06 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1900
1901 * sparc.h: Don't end enumerator list with comma.
1902
1903 Fri May 14 15:15:50 1993 Ian Lance Taylor (ian@cygnus.com)
1904
1905 * Based on patches from davidj@ICSI.Berkeley.EDU (David Johnson):
1906 * mips.h (OP_MASK_COPZ, OP_SH_COPZ): Define.
1907 ("bc2t"): Correct typo.
1908 ("[ls]wc[023]"): Use T rather than t.
1909 ("c[0123]"): Define general coprocessor instructions.
1910
1911 Mon May 10 06:02:25 1993 Ken Raeburn (raeburn@kr-pc.cygnus.com)
1912
1913 * m68k.h: Move split point for gcc compilation more towards
1914 middle.
1915
1916 Fri Apr 9 13:26:16 1993 Jim Kingdon (kingdon@cygnus.com)
1917
1918 * rs6k.h: Clean up instructions for primary opcode 19 (many were
1919 simply wrong, ics, rfi, & rfsvc were missing).
1920 Add "a" to opr_ext for "bb". Doc fix.
1921
1922 Thu Mar 18 13:45:31 1993 Per Bothner (bothner@rtl.cygnus.com)
1923
1924 * i386.h: 486 extensions from John Hassey (hassey@dg-rtp.dg.com).
1925 * mips.h: Add casts, to suppress warnings about shifting too much.
1926 * m68k.h: Document the placement code '9'.
1927
1928 Thu Feb 18 02:03:14 1993 John Gilmore (gnu@cygnus.com)
1929
1930 * m68k.h (BREAK_UP_BIG_DECL, AND_OTHER_PART): Add kludge which
1931 allows callers to break up the large initialized struct full of
1932 opcodes into two half-sized ones. This permits GCC to compile
1933 this module, since it takes exponential space for initializers.
1934 (numopcodes, endop): Revise to use AND_OTHER_PART in size calcs.
1935
1936 Thu Feb 4 02:06:56 1993 John Gilmore (gnu@cygnus.com)
1937
1938 * a29k.h: Remove RCS crud, update GPL to v2, update copyrights.
1939 * convex.h: Added, from GDB's convx-opcode.h. Added CONST to all
1940 initialized structs in it.
1941
1942 Thu Jan 28 21:32:22 1993 John Gilmore (gnu@cygnus.com)
1943
1944 Delta 88 changes inspired by Carl Greco, <cgreco@Creighton.Edu>:
1945 * m88k.h (PMEM): Avoid previous definition from <sys/param.h>.
1946 (AND): Change to AND_ to avoid ansidecl.h `AND' conflict.
1947
1948 Sat Jan 23 18:10:49 PST 1993 Ralph Campbell (ralphc@pyramid.com)
1949
1950 * mips.h: document "i" and "j" operands correctly.
1951
1952 Thu Jan 7 15:58:13 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1953
1954 * mips.h: Removed endianness dependency.
1955
1956 Sun Jan 3 14:13:35 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1957
1958 * h8300.h: include info on number of cycles per instruction.
1959
1960 Mon Dec 21 21:29:08 1992 Stu Grossman (grossman at cygnus.com)
1961
1962 * hppa.h: Move handy aliases to the front. Fix masks for extract
1963 and deposit instructions.
1964
1965 Sat Dec 12 16:09:48 1992 Ian Lance Taylor (ian@cygnus.com)
1966
1967 * i386.h: accept shld and shrd both with and without the shift
1968 count argument, which is always %cl.
1969
1970 Fri Nov 27 17:13:18 1992 Ken Raeburn (raeburn at cygnus.com)
1971
1972 * i386.h (i386_optab_end, i386_regtab_end): Now const.
1973 (one_byte_segment_defaults, two_byte_segment_defaults,
1974 i386_prefixtab_end): Ditto.
1975
1976 Mon Nov 23 10:47:25 1992 Ken Raeburn (raeburn@cygnus.com)
1977
1978 * vax.h (bb*): Use "v" (bitfield type), not "a" (address operand)
1979 for operand 2; from John Carr, jfc@dsg.dec.com.
1980
1981 Wed Nov 4 07:36:49 1992 Ken Raeburn (raeburn@cygnus.com)
1982
1983 * m68k.h: Define FIXED_SIZE_BRANCH, so bsr and bra instructions
1984 always use 16-bit offsets. Makes calculated-size jump tables
1985 feasible.
1986
1987 Fri Oct 16 22:52:43 1992 Ken Raeburn (raeburn@cygnus.com)
1988
1989 * i386.h: Fix one-operand forms of in* and out* patterns.
1990
1991 Tue Sep 22 14:08:14 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1992
1993 * m68k.h: Added CPU32 support.
1994
1995 Tue Sep 22 00:38:41 1992 John Gilmore (gnu@cygnus.com)
1996
1997 * mips.h (break): Disassemble the argument. Patch from
1998 jonathan@cs.stanford.edu (Jonathan Stone).
1999
2000 Wed Sep 9 11:25:28 1992 Ian Lance Taylor (ian@cygnus.com)
2001
2002 * m68k.h: merged Motorola and MIT syntax.
2003
2004 Thu Sep 3 09:33:22 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2005
2006 * m68k.h (pmove): make the tests less strict, the 68k book is
2007 wrong.
2008
2009 Tue Aug 25 23:25:19 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
2010
2011 * m68k.h (m68ec030): Defined as alias for 68030.
2012 (m68k_opcodes): New type characters "3" for 68030 MMU regs and "t"
2013 for immediate 0-7 added. Set up some opcodes (ptest, bkpt) to use
2014 them. Tightened description of "fmovex" to distinguish it from
2015 some "pmove" encodings. Added "pmove" for 68030 MMU regs, cleaned
2016 up descriptions that claimed versions were available for chips not
2017 supporting them. Added "pmovefd".
2018
2019 Mon Aug 24 12:04:51 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2020
2021 * m68k.h: fix where the . goes in divull
2022
2023 Wed Aug 19 11:22:24 1992 Ian Lance Taylor (ian@cygnus.com)
2024
2025 * m68k.h: the cas2 instruction is supposed to be written with
2026 indirection on the last two operands, which can be either data or
2027 address registers. Added a new operand type 'r' which accepts
2028 either register type. Added new cases for cas2l and cas2w which
2029 use them. Corrected masks for cas2 which failed to recognize use
2030 of address register.
2031
2032 Fri Aug 14 14:20:38 1992 Per Bothner (bothner@cygnus.com)
2033
2034 * m68k.h: Merged in patches (mostly m68040-specific) from
2035 Colin Smith <colin@wrs.com>.
2036
2037 * m68k.h: Merged m68kmri.h and m68k.h (using the former as a
2038 base). Also cleaned up duplicates, re-ordered instructions for
2039 the sake of dis-assembling (so aliases come after standard names).
2040 * m68kmri.h: Now just defines some macros, and #includes m68k.h.
2041
2042 Wed Aug 12 16:38:15 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2043
2044 * m68kmri.h: added various opcodes. Moved jbxx to bxxes. Filled in
2045 all missing .s
2046
2047 Mon Aug 10 23:22:33 1992 Ken Raeburn (raeburn@cygnus.com)
2048
2049 * sparc.h: Moved tables to BFD library.
2050
2051 * i386.h (i386_optab): Add fildq, fistpq aliases used by gcc.
2052
2053 Sun Jun 28 13:29:03 1992 Fred Fish (fnf@cygnus.com)
2054
2055 * h8300.h: Finish filling in all the holes in the opcode table,
2056 so that the Lucid C compiler can digest this as well...
2057
2058 Fri Jun 26 21:27:17 1992 John Gilmore (gnu at cygnus.com)
2059
2060 * i386.h: Add setc, setnc, addr16, data16, repz, repnz aliases.
2061 Fix opcodes on various sizes of fild/fist instructions
2062 (16bit=no suffix, 32bit="l" suffix, 64bit="ll" suffix).
2063 Use tabs to indent for comments. Fixes suggested by Minh Tran-Le.
2064
2065 Thu Jun 25 16:13:26 1992 Stu Grossman (grossman at cygnus.com)
2066
2067 * h8300.h: Fill in all the holes in the opcode table so that the
2068 losing HPUX C compiler can digest this...
2069
2070 Thu Jun 11 12:15:25 1992 John Gilmore (gnu at cygnus.com)
2071
2072 * mips.h: Fix decoding of coprocessor instructions, somewhat.
2073 (Fix by Eric Anderson, 3jean@maas-neotek.arc.nasa.gov.)
2074
2075 Thu May 28 11:17:44 1992 Jim Wilson (wilson@sphagnum.cygnus.com)
2076
2077 * sparc.h: Add new architecture variant sparclite; add its scan
2078 and divscc opcodes. Define ARCHITECTURES_CONFLICT_P macro.
2079
2080 Tue May 5 14:23:27 1992 Per Bothner (bothner@rtl.cygnus.com)
2081
2082 * mips.h: Add some more opcode synonyms (from Frank Yellin,
2083 fy@lucid.com).
2084
2085 Thu Apr 16 18:25:26 1992 Per Bothner (bothner@cygnus.com)
2086
2087 * rs6k.h: New version from IBM (Metin).
2088
2089 Thu Apr 9 00:31:19 1992 Per Bothner (bothner@rtl.cygnus.com)
2090
2091 * rs6k.h: Fix incorrect extended opcode for instructions `fm'
2092 and `fd'. (From metin@ibmpa.awdpa.ibm.com (Metin G. Ozisik).)
2093
2094 Tue Apr 7 13:38:47 1992 Stu Grossman (grossman at cygnus.com)
2095
2096 * rs6k.h: Move from ../../gdb/rs6k-opcode.h.
2097
2098 Fri Apr 3 11:30:20 1992 Fred Fish (fnf@cygnus.com)
2099
2100 * m68k.h (one, two): Cast macro args to unsigned to suppress
2101 complaints from compiler and lint about integer overflow during
2102 shift.
2103
2104 Sun Mar 29 12:22:08 1992 John Gilmore (gnu at cygnus.com)
2105
2106 * sparc.h (OP): Avoid signed overflow when shifting to high order bit.
2107
2108 Fri Mar 6 00:22:38 1992 John Gilmore (gnu at cygnus.com)
2109
2110 * mips.h: Make bitfield layout depend on the HOST compiler,
2111 not on the TARGET system.
2112
2113 Fri Feb 21 01:29:51 1992 K. Richard Pixley (rich@cygnus.com)
2114
2115 * i386.h: added inb, inw, outb, outw opcodes, added att syntax for
2116 scmp, slod, smov, ssca, ssto. Curtesy Minh Tran-Le
2117 <TRANLE@INTELLICORP.COM>.
2118
2119 Thu Jan 30 07:31:44 1992 Steve Chamberlain (sac at rtl.cygnus.com)
2120
2121 * h8300.h: turned op_type enum into #define list
2122
2123 Thu Jan 30 01:07:24 1992 John Gilmore (gnu at cygnus.com)
2124
2125 * sparc.h: Remove "cypress" architecture. Remove "fitox" and
2126 similar instructions -- they've been renamed to "fitoq", etc.
2127 REALLY fix tsubcctv. Fix "fcmpeq" and "fcmpq" which had wrong
2128 number of arguments.
2129 * h8300.h: Remove extra ; which produces compiler warning.
2130
2131 Tue Jan 28 22:59:22 1992 Stu Grossman (grossman at cygnus.com)
2132
2133 * sparc.h: fix opcode for tsubcctv.
2134
2135 Tue Jan 7 17:19:39 1992 K. Richard Pixley (rich at cygnus.com)
2136
2137 * sparc.h: fba and cba are now aliases for fb and cb respectively.
2138
2139 Fri Dec 27 10:55:50 1991 Per Bothner (bothner at cygnus.com)
2140
2141 * sparc.h (nop): Made the 'lose' field be even tighter,
2142 so only a standard 'nop' is disassembled as a nop.
2143
2144 Sun Dec 22 12:18:18 1991 Michael Tiemann (tiemann at cygnus.com)
2145
2146 * sparc.h (nop): Add RD_GO to `lose' so that only %g0 in dest is
2147 disassembled as a nop.
2148
2149 Tue Dec 10 00:22:20 1991 K. Richard Pixley (rich at rtl.cygnus.com)
2150
2151 * sparc.h: fix a typo.
2152
2153 Sat Nov 30 20:40:51 1991 Steve Chamberlain (sac at rtl.cygnus.com)
2154
2155 * a29k.h, arm.h, h8300.h, i386.h, i860.h, i960.h , m68k.h,
2156 m88k.h, mips.h , np1.h, ns32k.h, pn.h, pyr.h, sparc.h, tahoe.h,
2157 vax.h, ChangeLog: renamed from ../<foo>-opcode.h
2158
2159 \f
2160 Local Variables:
2161 version-control: never
2162 End:
This page took 0.09225 seconds and 4 git commands to generate.