PowerPC TPREL16_HA/LO reloc optimization
[deliverable/binutils-gdb.git] / ld / testsuite / ld-mips-elf / lsi-4010-isa.d
1 #readelf: -Ah
2 #name: LSI 4010 processor ISA level
3 #source: empty.s
4 #as: -EB -32 -m4010
5 #ld: -EB -r
6
7 ELF Header:
8 #...
9 Flags: 0x1082[01]000, 4010(?:, o32)?, mips2
10 #...
11
12 MIPS ABI Flags Version: 0
13
14 ISA: MIPS2
15 GPR size: 32
16 CPR1 size: 32
17 CPR2 size: 0
18 FP ABI: .*
19 ISA Extension: LSI R4010
20 ASEs:
21 None
22 FLAGS 1: .*
23 FLAGS 2: .*
This page took 0.032401 seconds and 4 git commands to generate.