* po/POTFILES.in: Regenerate.
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
1 2013-02-04 Alan Modra <amodra@gmail.com>
2
3 * po/POTFILES.in: Regenerate.
4 * rl78-decode.c: Regenerate.
5 * rx-decode.c: Regenerate.
6
7 2013-01-30 Yufeng Zhang <yufeng.zhang@arm.com>
8
9 * aarch64-tbl.h (aarch64_opcode_table): Flag sshll, sshll2, ushll and
10 ushll2 with F_HAS_ALIAS. Add entries for sxtl, sxtl2, uxtl and uxtl2.
11 * aarch64-asm.c (convert_xtl_to_shll): New function.
12 (convert_to_real): Handle OP_SXTL, OP_SXTL2, OP_UXTL and OP_UXTL2 by
13 calling convert_xtl_to_shll.
14 * aarch64-dis.c (convert_shll_to_xtl): New function.
15 (convert_to_alias): Handle OP_SXTL, OP_SXTL2, OP_UXTL and OP_UXTL2 by
16 calling convert_shll_to_xtl.
17 * aarch64-gen.c: Update copyright year.
18 * aarch64-asm-2.c: Re-generate.
19 * aarch64-dis-2.c: Re-generate.
20 * aarch64-opc-2.c: Re-generate.
21
22 2013-01-24 Nick Clifton <nickc@redhat.com>
23
24 * v850-dis.c: Add support for e3v5 architecture.
25 * v850-opc.c: Likewise.
26
27 2013-01-17 Yufeng Zhang <yufeng.zhang@arm.com>
28
29 * aarch64-asm.c (aarch64_ins_advsimd_imm_modified): Handle 8-bit MOVI.
30 * aarch64-dis.c (aarch64_ext_advsimd_imm_modified): Likewise.
31 * aarch64-opc.c (operand_general_constraint_met_p): For
32 AARCH64_MOD_LSL, move the range check on the shift amount before the
33 alignment check; change to call set_sft_amount_out_of_range_error
34 instead of set_imm_out_of_range_error.
35 * aarch64-tbl.h (QL_SIMD_IMM_B): Replace NIL with LSL.
36 (aarch64_opcode_table): Remove the OP enumerator from the asimdimm
37 8-bit MOVI entry; change the 2nd operand from SIMD_IMM to
38 SIMD_IMM_SFT.
39
40 2013-01-16 H.J. Lu <hongjiu.lu@intel.com>
41
42 * i386-gen.c (operand_type_init): Add OPERAND_TYPE_IMM32_64.
43
44 * i386-init.h: Regenerated.
45 * i386-tbl.h: Likewise.
46
47 2013-01-15 Nick Clifton <nickc@redhat.com>
48
49 * v850-dis.c (get_operand_value): Sign extend V850E_IMMEDIATE
50 values.
51 * v850-opc.c (IMM16LO): Add V850_OPERAND_SIGNED attribute.
52
53 2013-01-14 Will Newton <will.newton@imgtec.com>
54
55 * metag-dis.c (REG_WIDTH): Increase to 64.
56
57 2013-01-10 Peter Bergner <bergner@vnet.ibm.com>
58
59 * ppc-dis.c (ppc_opts): Add "power8", "pwr8" and "htm" entries.
60 * ppc-opc.c (HTM_R, HTM_SI, XRTRB_MASK, XRTRARB_MASK, XRTLRARB_MASK,
61 XRTARARB_MASK, XRTBFRARB_MASK, XRCL, POWER8, PPCHTM): New defines.
62 (SH6): Update.
63 <"tabort.", "tabortdc.", "tabortdci.", "tabortwc.",
64 "tabortwci.", "tbegin.", "tcheck", "tend.", "trechkpt.",
65 "treclaim.", "tsr.">: Add POWER8 HTM opcodes.
66 <"tendall.", "tresume.", "tsuspend.">: Add POWER8 HTM extended opcodes.
67
68 2013-01-10 Will Newton <will.newton@imgtec.com>
69
70 * Makefile.am: Add Meta.
71 * configure.in: Add Meta.
72 * disassemble.c: Add Meta support.
73 * metag-dis.c: New file.
74 * Makefile.in: Regenerate.
75 * configure: Regenerate.
76
77 2013-01-07 Kaushik Phatak <kaushik.phatak@kpitcummins.com>
78
79 * cr16-dis.c (make_instruction): Rename to cr16_make_instruction.
80 (match_opcode): Rename to cr16_match_opcode.
81
82 2013-01-04 Juergen Urban <JuergenUrban@gmx.de>
83
84 * mips-dis.c: Add names for CP0 registers of r5900.
85 * mips-opc.c: Add M_SQ_AB and M_LQ_AB to support larger range for
86 instructions sq and lq.
87 Add support for MIPS r5900 CPU.
88 Add support for 128 bit MMI (Multimedia Instructions).
89 Add support for EE instructions (Emotion Engine).
90 Disable unsupported floating point instructions (64 bit and
91 undefined compare operations).
92 Enable instructions of MIPS ISA IV which are supported by r5900.
93 Disable 64 bit co processor instructions.
94 Disable 64 bit multiplication and division instructions.
95 Disable instructions for co-processor 2 and 3, because these are
96 not supported (preparation for later VU0 support (Vector Unit)).
97 Disable cvt.w.s because this behaves like trunc.w.s and the
98 correct execution can't be ensured on r5900.
99 Add trunc.w.s using the opcode encoding of cvt.w.s on r5900. This
100 will confuse less developers and compilers.
101
102 2013-01-04 Yufeng Zhang <yufeng.zhang@arm.com>
103
104 * aarch64-opc.c (aarch64_print_operand): Change to print
105 AARCH64_OPND_IMM_MOV in hexadecimal in the instruction and in decimal
106 in comment.
107 * aarch64-tbl.h (aarch64_opcode_table): Remove the 'F_PSEUDO' flag
108 from the opcode entries of OP_MOV_IMM_LOG, OP_MOV_IMM_WIDEN and
109 OP_MOV_IMM_WIDE.
110
111 2013-01-04 Yufeng Zhang <yufeng.zhang@arm.com>
112
113 * aarch64-opc.c (aarch64_prfops): Update to support PLIL1KEEP,
114 PLIL1STRM, PLIL2KEEP, PLIL2STRM, PLIL3KEEP and PLIL3STRM.
115
116 2013-01-02 H.J. Lu <hongjiu.lu@intel.com>
117
118 * i386-gen.c (process_copyright): Update copyright year to 2013.
119
120 2013-01-02 Kaushik Phatak <kaushik.phatak@kpitcummins.com>
121
122 * cr16-dis.c (match_opcode,make_instruction): Remove static
123 declaration.
124 (dwordU,wordU): Moved typedefs to opcode/cr16.h
125 (cr16_words,cr16_allWords,cr16_currInsn): Added prefix 'cr16_'.
126
127 For older changes see ChangeLog-2012
128 \f
129 Copyright (C) 2013 Free Software Foundation, Inc.
130
131 Copying and distribution of this file, with or without modification,
132 are permitted in any medium without royalty provided the copyright
133 notice and this notice are preserved.
134
135 Local Variables:
136 mode: change-log
137 left-margin: 8
138 fill-column: 74
139 version-control: never
140 End:
This page took 0.046997 seconds and 5 git commands to generate.