projects / deliverable / binutils-gdb.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Constify main.c:get_init_files.
[deliverable/binutils-gdb.git] / opcodes / mips-dis.c
1 /* Print mips instructions for GDB, the GNU debugger, or for objdump.
2 Copyright 1989, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
3 2000, 2001, 2002, 2003, 2005, 2006, 2007, 2008, 2009, 2012
4 Free Software Foundation, Inc.
5 Contributed by Nobuyuki Hikichi(hikichi@sra.co.jp).
6
7 This file is part of the GNU opcodes library.
8
9 This library is free software; you can redistribute it and/or modify
10 it under the terms of the GNU General Public License as published by
11 the Free Software Foundation; either version 3, or (at your option)
12 any later version.
13
14 It is distributed in the hope that it will be useful, but WITHOUT
15 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
17 License for more details.
18
19 You should have received a copy of the GNU General Public License
20 along with this program; if not, write to the Free Software
21 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
22 MA 02110-1301, USA. */
23
24 #include "sysdep.h"
25 #include "dis-asm.h"
26 #include "libiberty.h"
27 #include "opcode/mips.h"
28 #include "opintl.h"
29
30 /* FIXME: These are needed to figure out if the code is mips16 or
31 not. The low bit of the address is often a good indicator. No
32 symbol table is available when this code runs out in an embedded
33 system as when it is used for disassembler support in a monitor. */
34
35 #if !defined(EMBEDDED_ENV)
36 #define SYMTAB_AVAILABLE 1
37 #include "elf-bfd.h"
38 #include "elf/mips.h"
39 #endif
40
41 /* Mips instructions are at maximum this many bytes long. */
42 #define INSNLEN 4
43
44 \f
45 /* FIXME: These should be shared with gdb somehow. */
46
47 struct mips_cp0sel_name
48 {
49 unsigned int cp0reg;
50 unsigned int sel;
51 const char * const name;
52 };
53
54 /* The mips16 registers. */
55 static const unsigned int mips16_to_32_reg_map[] =
56 {
57 16, 17, 2, 3, 4, 5, 6, 7
58 };
59
60 /* The microMIPS registers with type b. */
61 #define micromips_to_32_reg_b_map mips16_to_32_reg_map
62
63 /* The microMIPS registers with type c. */
64 #define micromips_to_32_reg_c_map mips16_to_32_reg_map
65
66 /* The microMIPS registers with type d. */
67 #define micromips_to_32_reg_d_map mips16_to_32_reg_map
68
69 /* The microMIPS registers with type e. */
70 #define micromips_to_32_reg_e_map mips16_to_32_reg_map
71
72 /* The microMIPS registers with type f. */
73 #define micromips_to_32_reg_f_map mips16_to_32_reg_map
74
75 /* The microMIPS registers with type g. */
76 #define micromips_to_32_reg_g_map mips16_to_32_reg_map
77
78 /* The microMIPS registers with type h. */
79 static const unsigned int micromips_to_32_reg_h_map[] =
80 {
81 5, 5, 6, 4, 4, 4, 4, 4
82 };
83
84 /* The microMIPS registers with type i. */
85 static const unsigned int micromips_to_32_reg_i_map[] =
86 {
87 6, 7, 7, 21, 22, 5, 6, 7
88 };
89
90 /* The microMIPS registers with type j: 32 registers. */
91
92 /* The microMIPS registers with type l. */
93 #define micromips_to_32_reg_l_map mips16_to_32_reg_map
94
95 /* The microMIPS registers with type m. */
96 static const unsigned int micromips_to_32_reg_m_map[] =
97 {
98 0, 17, 2, 3, 16, 18, 19, 20
99 };
100
101 /* The microMIPS registers with type n. */
102 #define micromips_to_32_reg_n_map micromips_to_32_reg_m_map
103
104 /* The microMIPS registers with type p: 32 registers. */
105
106 /* The microMIPS registers with type q. */
107 static const unsigned int micromips_to_32_reg_q_map[] =
108 {
109 0, 17, 2, 3, 4, 5, 6, 7
110 };
111
112 /* reg type s is $29. */
113
114 /* reg type t is the same as the last register. */
115
116 /* reg type y is $31. */
117
118 /* reg type z is $0. */
119
120 /* micromips imm B type. */
121 static const int micromips_imm_b_map[8] =
122 {
123 1, 4, 8, 12, 16, 20, 24, -1
124 };
125
126 /* micromips imm C type. */
127 static const int micromips_imm_c_map[16] =
128 {
129 128, 1, 2, 3, 4, 7, 8, 15, 16, 31, 32, 63, 64, 255, 32768, 65535
130 };
131
132 /* micromips imm D type: (-512..511)<<1. */
133 /* micromips imm E type: (-64..63)<<1. */
134 /* micromips imm F type: (0..63). */
135 /* micromips imm G type: (-1..14). */
136 /* micromips imm H type: (0..15)<<1. */
137 /* micromips imm I type: (-1..126). */
138 /* micromips imm J type: (0..15)<<2. */
139 /* micromips imm L type: (0..15). */
140 /* micromips imm M type: (1..8). */
141 /* micromips imm W type: (0..63)<<2. */
142 /* micromips imm X type: (-8..7). */
143 /* micromips imm Y type: (-258..-3, 2..257)<<2. */
144
145 #define mips16_reg_names(rn) mips_gpr_names[mips16_to_32_reg_map[rn]]
146
147
148 static const char * const mips_gpr_names_numeric[32] =
149 {
150 "$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7",
151 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15",
152 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23",
153 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31"
154 };
155
156 static const char * const mips_gpr_names_oldabi[32] =
157 {
158 "zero", "at", "v0", "v1", "a0", "a1", "a2", "a3",
159 "t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7",
160 "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
161 "t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra"
162 };
163
164 static const char * const mips_gpr_names_newabi[32] =
165 {
166 "zero", "at", "v0", "v1", "a0", "a1", "a2", "a3",
167 "a4", "a5", "a6", "a7", "t0", "t1", "t2", "t3",
168 "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
169 "t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra"
170 };
171
172 static const char * const mips_fpr_names_numeric[32] =
173 {
174 "$f0", "$f1", "$f2", "$f3", "$f4", "$f5", "$f6", "$f7",
175 "$f8", "$f9", "$f10", "$f11", "$f12", "$f13", "$f14", "$f15",
176 "$f16", "$f17", "$f18", "$f19", "$f20", "$f21", "$f22", "$f23",
177 "$f24", "$f25", "$f26", "$f27", "$f28", "$f29", "$f30", "$f31"
178 };
179
180 static const char * const mips_fpr_names_32[32] =
181 {
182 "fv0", "fv0f", "fv1", "fv1f", "ft0", "ft0f", "ft1", "ft1f",
183 "ft2", "ft2f", "ft3", "ft3f", "fa0", "fa0f", "fa1", "fa1f",
184 "ft4", "ft4f", "ft5", "ft5f", "fs0", "fs0f", "fs1", "fs1f",
185 "fs2", "fs2f", "fs3", "fs3f", "fs4", "fs4f", "fs5", "fs5f"
186 };
187
188 static const char * const mips_fpr_names_n32[32] =
189 {
190 "fv0", "ft14", "fv1", "ft15", "ft0", "ft1", "ft2", "ft3",
191 "ft4", "ft5", "ft6", "ft7", "fa0", "fa1", "fa2", "fa3",
192 "fa4", "fa5", "fa6", "fa7", "fs0", "ft8", "fs1", "ft9",
193 "fs2", "ft10", "fs3", "ft11", "fs4", "ft12", "fs5", "ft13"
194 };
195
196 static const char * const mips_fpr_names_64[32] =
197 {
198 "fv0", "ft12", "fv1", "ft13", "ft0", "ft1", "ft2", "ft3",
199 "ft4", "ft5", "ft6", "ft7", "fa0", "fa1", "fa2", "fa3",
200 "fa4", "fa5", "fa6", "fa7", "ft8", "ft9", "ft10", "ft11",
201 "fs0", "fs1", "fs2", "fs3", "fs4", "fs5", "fs6", "fs7"
202 };
203
204 static const char * const mips_cp0_names_numeric[32] =
205 {
206 "$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7",
207 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15",
208 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23",
209 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31"
210 };
211
212 static const char * const mips_cp0_names_r3000[32] =
213 {
214 "c0_index", "c0_random", "c0_entrylo", "$3",
215 "c0_context", "$5", "$6", "$7",
216 "c0_badvaddr", "$9", "c0_entryhi", "$11",
217 "c0_sr", "c0_cause", "c0_epc", "c0_prid",
218 "$16", "$17", "$18", "$19",
219 "$20", "$21", "$22", "$23",
220 "$24", "$25", "$26", "$27",
221 "$28", "$29", "$30", "$31",
222 };
223
224 static const char * const mips_cp0_names_r4000[32] =
225 {
226 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
227 "c0_context", "c0_pagemask", "c0_wired", "$7",
228 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
229 "c0_sr", "c0_cause", "c0_epc", "c0_prid",
230 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
231 "c0_xcontext", "$21", "$22", "$23",
232 "$24", "$25", "c0_ecc", "c0_cacheerr",
233 "c0_taglo", "c0_taghi", "c0_errorepc", "$31",
234 };
235
236 static const char * const mips_cp0_names_r5900[32] =
237 {
238 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
239 "c0_context", "c0_pagemask", "c0_wired", "$7",
240 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
241 "c0_sr", "c0_cause", "c0_epc", "c0_prid",
242 "c0_config", "$17", "$18", "$19",
243 "$20", "$21", "$22", "c0_badpaddr",
244 "c0_depc", "c0_perfcnt", "$26", "$27",
245 "c0_taglo", "c0_taghi", "c0_errorepc", "$31"
246 };
247
248 static const struct mips_cp0sel_name mips_cp0sel_names_mipsr5900[] =
249 {
250 { 24, 2, "c0_iab" },
251 { 24, 3, "c0_iabm" },
252 { 24, 4, "c0_dab" },
253 { 24, 5, "c0_dabm" },
254 { 24, 6, "c0_dvb" },
255 { 24, 7, "c0_dvbm" },
256 { 25, 1, "c0_perfcnt,1" },
257 { 25, 2, "c0_perfcnt,2" }
258 };
259
260 static const char * const mips_cp0_names_mips3264[32] =
261 {
262 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
263 "c0_context", "c0_pagemask", "c0_wired", "$7",
264 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
265 "c0_status", "c0_cause", "c0_epc", "c0_prid",
266 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
267 "c0_xcontext", "$21", "$22", "c0_debug",
268 "c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr",
269 "c0_taglo", "c0_taghi", "c0_errorepc", "c0_desave",
270 };
271
272 static const struct mips_cp0sel_name mips_cp0sel_names_mips3264[] =
273 {
274 { 16, 1, "c0_config1" },
275 { 16, 2, "c0_config2" },
276 { 16, 3, "c0_config3" },
277 { 18, 1, "c0_watchlo,1" },
278 { 18, 2, "c0_watchlo,2" },
279 { 18, 3, "c0_watchlo,3" },
280 { 18, 4, "c0_watchlo,4" },
281 { 18, 5, "c0_watchlo,5" },
282 { 18, 6, "c0_watchlo,6" },
283 { 18, 7, "c0_watchlo,7" },
284 { 19, 1, "c0_watchhi,1" },
285 { 19, 2, "c0_watchhi,2" },
286 { 19, 3, "c0_watchhi,3" },
287 { 19, 4, "c0_watchhi,4" },
288 { 19, 5, "c0_watchhi,5" },
289 { 19, 6, "c0_watchhi,6" },
290 { 19, 7, "c0_watchhi,7" },
291 { 25, 1, "c0_perfcnt,1" },
292 { 25, 2, "c0_perfcnt,2" },
293 { 25, 3, "c0_perfcnt,3" },
294 { 25, 4, "c0_perfcnt,4" },
295 { 25, 5, "c0_perfcnt,5" },
296 { 25, 6, "c0_perfcnt,6" },
297 { 25, 7, "c0_perfcnt,7" },
298 { 27, 1, "c0_cacheerr,1" },
299 { 27, 2, "c0_cacheerr,2" },
300 { 27, 3, "c0_cacheerr,3" },
301 { 28, 1, "c0_datalo" },
302 { 29, 1, "c0_datahi" }
303 };
304
305 static const char * const mips_cp0_names_mips3264r2[32] =
306 {
307 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
308 "c0_context", "c0_pagemask", "c0_wired", "c0_hwrena",
309 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
310 "c0_status", "c0_cause", "c0_epc", "c0_prid",
311 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
312 "c0_xcontext", "$21", "$22", "c0_debug",
313 "c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr",
314 "c0_taglo", "c0_taghi", "c0_errorepc", "c0_desave",
315 };
316
317 static const struct mips_cp0sel_name mips_cp0sel_names_mips3264r2[] =
318 {
319 { 4, 1, "c0_contextconfig" },
320 { 0, 1, "c0_mvpcontrol" },
321 { 0, 2, "c0_mvpconf0" },
322 { 0, 3, "c0_mvpconf1" },
323 { 1, 1, "c0_vpecontrol" },
324 { 1, 2, "c0_vpeconf0" },
325 { 1, 3, "c0_vpeconf1" },
326 { 1, 4, "c0_yqmask" },
327 { 1, 5, "c0_vpeschedule" },
328 { 1, 6, "c0_vpeschefback" },
329 { 2, 1, "c0_tcstatus" },
330 { 2, 2, "c0_tcbind" },
331 { 2, 3, "c0_tcrestart" },
332 { 2, 4, "c0_tchalt" },
333 { 2, 5, "c0_tccontext" },
334 { 2, 6, "c0_tcschedule" },
335 { 2, 7, "c0_tcschefback" },
336 { 5, 1, "c0_pagegrain" },
337 { 6, 1, "c0_srsconf0" },
338 { 6, 2, "c0_srsconf1" },
339 { 6, 3, "c0_srsconf2" },
340 { 6, 4, "c0_srsconf3" },
341 { 6, 5, "c0_srsconf4" },
342 { 12, 1, "c0_intctl" },
343 { 12, 2, "c0_srsctl" },
344 { 12, 3, "c0_srsmap" },
345 { 15, 1, "c0_ebase" },
346 { 16, 1, "c0_config1" },
347 { 16, 2, "c0_config2" },
348 { 16, 3, "c0_config3" },
349 { 18, 1, "c0_watchlo,1" },
350 { 18, 2, "c0_watchlo,2" },
351 { 18, 3, "c0_watchlo,3" },
352 { 18, 4, "c0_watchlo,4" },
353 { 18, 5, "c0_watchlo,5" },
354 { 18, 6, "c0_watchlo,6" },
355 { 18, 7, "c0_watchlo,7" },
356 { 19, 1, "c0_watchhi,1" },
357 { 19, 2, "c0_watchhi,2" },
358 { 19, 3, "c0_watchhi,3" },
359 { 19, 4, "c0_watchhi,4" },
360 { 19, 5, "c0_watchhi,5" },
361 { 19, 6, "c0_watchhi,6" },
362 { 19, 7, "c0_watchhi,7" },
363 { 23, 1, "c0_tracecontrol" },
364 { 23, 2, "c0_tracecontrol2" },
365 { 23, 3, "c0_usertracedata" },
366 { 23, 4, "c0_tracebpc" },
367 { 25, 1, "c0_perfcnt,1" },
368 { 25, 2, "c0_perfcnt,2" },
369 { 25, 3, "c0_perfcnt,3" },
370 { 25, 4, "c0_perfcnt,4" },
371 { 25, 5, "c0_perfcnt,5" },
372 { 25, 6, "c0_perfcnt,6" },
373 { 25, 7, "c0_perfcnt,7" },
374 { 27, 1, "c0_cacheerr,1" },
375 { 27, 2, "c0_cacheerr,2" },
376 { 27, 3, "c0_cacheerr,3" },
377 { 28, 1, "c0_datalo" },
378 { 28, 2, "c0_taglo1" },
379 { 28, 3, "c0_datalo1" },
380 { 28, 4, "c0_taglo2" },
381 { 28, 5, "c0_datalo2" },
382 { 28, 6, "c0_taglo3" },
383 { 28, 7, "c0_datalo3" },
384 { 29, 1, "c0_datahi" },
385 { 29, 2, "c0_taghi1" },
386 { 29, 3, "c0_datahi1" },
387 { 29, 4, "c0_taghi2" },
388 { 29, 5, "c0_datahi2" },
389 { 29, 6, "c0_taghi3" },
390 { 29, 7, "c0_datahi3" },
391 };
392
393 /* SB-1: MIPS64 (mips_cp0_names_mips3264) with minor mods. */
394 static const char * const mips_cp0_names_sb1[32] =
395 {
396 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
397 "c0_context", "c0_pagemask", "c0_wired", "$7",
398 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
399 "c0_status", "c0_cause", "c0_epc", "c0_prid",
400 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
401 "c0_xcontext", "$21", "$22", "c0_debug",
402 "c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr_i",
403 "c0_taglo_i", "c0_taghi_i", "c0_errorepc", "c0_desave",
404 };
405
406 static const struct mips_cp0sel_name mips_cp0sel_names_sb1[] =
407 {
408 { 16, 1, "c0_config1" },
409 { 18, 1, "c0_watchlo,1" },
410 { 19, 1, "c0_watchhi,1" },
411 { 22, 0, "c0_perftrace" },
412 { 23, 3, "c0_edebug" },
413 { 25, 1, "c0_perfcnt,1" },
414 { 25, 2, "c0_perfcnt,2" },
415 { 25, 3, "c0_perfcnt,3" },
416 { 25, 4, "c0_perfcnt,4" },
417 { 25, 5, "c0_perfcnt,5" },
418 { 25, 6, "c0_perfcnt,6" },
419 { 25, 7, "c0_perfcnt,7" },
420 { 26, 1, "c0_buserr_pa" },
421 { 27, 1, "c0_cacheerr_d" },
422 { 27, 3, "c0_cacheerr_d_pa" },
423 { 28, 1, "c0_datalo_i" },
424 { 28, 2, "c0_taglo_d" },
425 { 28, 3, "c0_datalo_d" },
426 { 29, 1, "c0_datahi_i" },
427 { 29, 2, "c0_taghi_d" },
428 { 29, 3, "c0_datahi_d" },
429 };
430
431 /* Xlr cop0 register names. */
432 static const char * const mips_cp0_names_xlr[32] = {
433 "c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1",
434 "c0_context", "c0_pagemask", "c0_wired", "$7",
435 "c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare",
436 "c0_status", "c0_cause", "c0_epc", "c0_prid",
437 "c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi",
438 "c0_xcontext", "$21", "$22", "c0_debug",
439 "c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr_i",
440 "c0_taglo_i", "c0_taghi_i", "c0_errorepc", "c0_desave",
441 };
442
443 /* XLR's CP0 Select Registers. */
444
445 static const struct mips_cp0sel_name mips_cp0sel_names_xlr[] = {
446 { 9, 6, "c0_extintreq" },
447 { 9, 7, "c0_extintmask" },
448 { 15, 1, "c0_ebase" },
449 { 16, 1, "c0_config1" },
450 { 16, 2, "c0_config2" },
451 { 16, 3, "c0_config3" },
452 { 16, 7, "c0_procid2" },
453 { 18, 1, "c0_watchlo,1" },
454 { 18, 2, "c0_watchlo,2" },
455 { 18, 3, "c0_watchlo,3" },
456 { 18, 4, "c0_watchlo,4" },
457 { 18, 5, "c0_watchlo,5" },
458 { 18, 6, "c0_watchlo,6" },
459 { 18, 7, "c0_watchlo,7" },
460 { 19, 1, "c0_watchhi,1" },
461 { 19, 2, "c0_watchhi,2" },
462 { 19, 3, "c0_watchhi,3" },
463 { 19, 4, "c0_watchhi,4" },
464 { 19, 5, "c0_watchhi,5" },
465 { 19, 6, "c0_watchhi,6" },
466 { 19, 7, "c0_watchhi,7" },
467 { 25, 1, "c0_perfcnt,1" },
468 { 25, 2, "c0_perfcnt,2" },
469 { 25, 3, "c0_perfcnt,3" },
470 { 25, 4, "c0_perfcnt,4" },
471 { 25, 5, "c0_perfcnt,5" },
472 { 25, 6, "c0_perfcnt,6" },
473 { 25, 7, "c0_perfcnt,7" },
474 { 27, 1, "c0_cacheerr,1" },
475 { 27, 2, "c0_cacheerr,2" },
476 { 27, 3, "c0_cacheerr,3" },
477 { 28, 1, "c0_datalo" },
478 { 29, 1, "c0_datahi" }
479 };
480
481 static const char * const mips_hwr_names_numeric[32] =
482 {
483 "$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7",
484 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15",
485 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23",
486 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31"
487 };
488
489 static const char * const mips_hwr_names_mips3264r2[32] =
490 {
491 "hwr_cpunum", "hwr_synci_step", "hwr_cc", "hwr_ccres",
492 "$4", "$5", "$6", "$7",
493 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15",
494 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23",
495 "$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31"
496 };
497
498 struct mips_abi_choice
499 {
500 const char * name;
501 const char * const *gpr_names;
502 const char * const *fpr_names;
503 };
504
505 struct mips_abi_choice mips_abi_choices[] =
506 {
507 { "numeric", mips_gpr_names_numeric, mips_fpr_names_numeric },
508 { "32", mips_gpr_names_oldabi, mips_fpr_names_32 },
509 { "n32", mips_gpr_names_newabi, mips_fpr_names_n32 },
510 { "64", mips_gpr_names_newabi, mips_fpr_names_64 },
511 };
512
513 struct mips_arch_choice
514 {
515 const char *name;
516 int bfd_mach_valid;
517 unsigned long bfd_mach;
518 int processor;
519 int isa;
520 int ase;
521 const char * const *cp0_names;
522 const struct mips_cp0sel_name *cp0sel_names;
523 unsigned int cp0sel_names_len;
524 const char * const *hwr_names;
525 };
526
527 const struct mips_arch_choice mips_arch_choices[] =
528 {
529 { "numeric", 0, 0, 0, 0, 0,
530 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
531
532 { "r3000", 1, bfd_mach_mips3000, CPU_R3000, ISA_MIPS1, 0,
533 mips_cp0_names_r3000, NULL, 0, mips_hwr_names_numeric },
534 { "r3900", 1, bfd_mach_mips3900, CPU_R3900, ISA_MIPS1, 0,
535 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
536 { "r4000", 1, bfd_mach_mips4000, CPU_R4000, ISA_MIPS3, 0,
537 mips_cp0_names_r4000, NULL, 0, mips_hwr_names_numeric },
538 { "r4010", 1, bfd_mach_mips4010, CPU_R4010, ISA_MIPS2, 0,
539 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
540 { "vr4100", 1, bfd_mach_mips4100, CPU_VR4100, ISA_MIPS3, 0,
541 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
542 { "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3, 0,
543 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
544 { "vr4120", 1, bfd_mach_mips4120, CPU_VR4120, ISA_MIPS3, 0,
545 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
546 { "r4300", 1, bfd_mach_mips4300, CPU_R4300, ISA_MIPS3, 0,
547 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
548 { "r4400", 1, bfd_mach_mips4400, CPU_R4400, ISA_MIPS3, 0,
549 mips_cp0_names_r4000, NULL, 0, mips_hwr_names_numeric },
550 { "r4600", 1, bfd_mach_mips4600, CPU_R4600, ISA_MIPS3, 0,
551 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
552 { "r4650", 1, bfd_mach_mips4650, CPU_R4650, ISA_MIPS3, 0,
553 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
554 { "r5000", 1, bfd_mach_mips5000, CPU_R5000, ISA_MIPS4, 0,
555 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
556 { "vr5400", 1, bfd_mach_mips5400, CPU_VR5400, ISA_MIPS4, 0,
557 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
558 { "vr5500", 1, bfd_mach_mips5500, CPU_VR5500, ISA_MIPS4, 0,
559 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
560 { "r5900", 1, bfd_mach_mips5900, CPU_R5900, ISA_MIPS3, 0,
561 mips_cp0_names_r5900, NULL, 0, mips_hwr_names_numeric },
562 { "r6000", 1, bfd_mach_mips6000, CPU_R6000, ISA_MIPS2, 0,
563 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
564 { "rm7000", 1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4, 0,
565 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
566 { "rm9000", 1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4, 0,
567 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
568 { "r8000", 1, bfd_mach_mips8000, CPU_R8000, ISA_MIPS4, 0,
569 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
570 { "r10000", 1, bfd_mach_mips10000, CPU_R10000, ISA_MIPS4, 0,
571 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
572 { "r12000", 1, bfd_mach_mips12000, CPU_R12000, ISA_MIPS4, 0,
573 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
574 { "r14000", 1, bfd_mach_mips14000, CPU_R14000, ISA_MIPS4, 0,
575 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
576 { "r16000", 1, bfd_mach_mips16000, CPU_R16000, ISA_MIPS4, 0,
577 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
578 { "mips5", 1, bfd_mach_mips5, CPU_MIPS5, ISA_MIPS5, 0,
579 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
580
581 /* For stock MIPS32, disassemble all applicable MIPS-specified ASEs.
582 Note that MIPS-3D and MDMX are not applicable to MIPS32. (See
583 _MIPS32 Architecture For Programmers Volume I: Introduction to the
584 MIPS32 Architecture_ (MIPS Document Number MD00082, Revision 0.95),
585 page 1. */
586 { "mips32", 1, bfd_mach_mipsisa32, CPU_MIPS32,
587 ISA_MIPS32, ASE_SMARTMIPS,
588 mips_cp0_names_mips3264,
589 mips_cp0sel_names_mips3264, ARRAY_SIZE (mips_cp0sel_names_mips3264),
590 mips_hwr_names_numeric },
591
592 { "mips32r2", 1, bfd_mach_mipsisa32r2, CPU_MIPS32R2,
593 ISA_MIPS32R2,
594 (ASE_SMARTMIPS | ASE_DSP | ASE_DSPR2 | ASE_EVA | ASE_MIPS3D
595 | ASE_MT | ASE_MCU | ASE_VIRT),
596 mips_cp0_names_mips3264r2,
597 mips_cp0sel_names_mips3264r2, ARRAY_SIZE (mips_cp0sel_names_mips3264r2),
598 mips_hwr_names_mips3264r2 },
599
600 /* For stock MIPS64, disassemble all applicable MIPS-specified ASEs. */
601 { "mips64", 1, bfd_mach_mipsisa64, CPU_MIPS64,
602 ISA_MIPS64, ASE_MIPS3D | ASE_MDMX,
603 mips_cp0_names_mips3264,
604 mips_cp0sel_names_mips3264, ARRAY_SIZE (mips_cp0sel_names_mips3264),
605 mips_hwr_names_numeric },
606
607 { "mips64r2", 1, bfd_mach_mipsisa64r2, CPU_MIPS64R2,
608 ISA_MIPS64R2,
609 (ASE_MIPS3D | ASE_DSP | ASE_DSPR2 | ASE_DSP64 | ASE_EVA | ASE_MT
610 | ASE_MDMX | ASE_MCU | ASE_VIRT | ASE_VIRT64),
611 mips_cp0_names_mips3264r2,
612 mips_cp0sel_names_mips3264r2, ARRAY_SIZE (mips_cp0sel_names_mips3264r2),
613 mips_hwr_names_mips3264r2 },
614
615 { "sb1", 1, bfd_mach_mips_sb1, CPU_SB1,
616 ISA_MIPS64 | INSN_SB1, ASE_MIPS3D,
617 mips_cp0_names_sb1,
618 mips_cp0sel_names_sb1, ARRAY_SIZE (mips_cp0sel_names_sb1),
619 mips_hwr_names_numeric },
620
621 { "loongson2e", 1, bfd_mach_mips_loongson_2e, CPU_LOONGSON_2E,
622 ISA_MIPS3 | INSN_LOONGSON_2E, 0, mips_cp0_names_numeric,
623 NULL, 0, mips_hwr_names_numeric },
624
625 { "loongson2f", 1, bfd_mach_mips_loongson_2f, CPU_LOONGSON_2F,
626 ISA_MIPS3 | INSN_LOONGSON_2F, 0, mips_cp0_names_numeric,
627 NULL, 0, mips_hwr_names_numeric },
628
629 { "loongson3a", 1, bfd_mach_mips_loongson_3a, CPU_LOONGSON_3A,
630 ISA_MIPS64 | INSN_LOONGSON_3A, 0, mips_cp0_names_numeric,
631 NULL, 0, mips_hwr_names_numeric },
632
633 { "octeon", 1, bfd_mach_mips_octeon, CPU_OCTEON,
634 ISA_MIPS64R2 | INSN_OCTEON, 0, mips_cp0_names_numeric, NULL, 0,
635 mips_hwr_names_numeric },
636
637 { "octeon+", 1, bfd_mach_mips_octeonp, CPU_OCTEONP,
638 ISA_MIPS64R2 | INSN_OCTEONP, 0, mips_cp0_names_numeric,
639 NULL, 0, mips_hwr_names_numeric },
640
641 { "octeon2", 1, bfd_mach_mips_octeon2, CPU_OCTEON2,
642 ISA_MIPS64R2 | INSN_OCTEON2, 0, mips_cp0_names_numeric,
643 NULL, 0, mips_hwr_names_numeric },
644
645 { "xlr", 1, bfd_mach_mips_xlr, CPU_XLR,
646 ISA_MIPS64 | INSN_XLR, 0,
647 mips_cp0_names_xlr,
648 mips_cp0sel_names_xlr, ARRAY_SIZE (mips_cp0sel_names_xlr),
649 mips_hwr_names_numeric },
650
651 /* XLP is mostly like XLR, with the prominent exception it is being
652 MIPS64R2. */
653 { "xlp", 1, bfd_mach_mips_xlr, CPU_XLR,
654 ISA_MIPS64R2 | INSN_XLR, 0,
655 mips_cp0_names_xlr,
656 mips_cp0sel_names_xlr, ARRAY_SIZE (mips_cp0sel_names_xlr),
657 mips_hwr_names_numeric },
658
659 /* This entry, mips16, is here only for ISA/processor selection; do
660 not print its name. */
661 { "", 1, bfd_mach_mips16, CPU_MIPS16, ISA_MIPS3, 0,
662 mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric },
663 };
664
665 /* ISA and processor type to disassemble for, and register names to use.
666 set_default_mips_dis_options and parse_mips_dis_options fill in these
667 values. */
668 static int mips_processor;
669 static int mips_isa;
670 static int mips_ase;
671 static int micromips_ase;
672 static const char * const *mips_gpr_names;
673 static const char * const *mips_fpr_names;
674 static const char * const *mips_cp0_names;
675 static const struct mips_cp0sel_name *mips_cp0sel_names;
676 static int mips_cp0sel_names_len;
677 static const char * const *mips_hwr_names;
678
679 /* Other options */
680 static int no_aliases; /* If set disassemble as most general inst. */
681 \f
682 static const struct mips_abi_choice *
683 choose_abi_by_name (const char *name, unsigned int namelen)
684 {
685 const struct mips_abi_choice *c;
686 unsigned int i;
687
688 for (i = 0, c = NULL; i < ARRAY_SIZE (mips_abi_choices) && c == NULL; i++)
689 if (strncmp (mips_abi_choices[i].name, name, namelen) == 0
690 && strlen (mips_abi_choices[i].name) == namelen)
691 c = &mips_abi_choices[i];
692
693 return c;
694 }
695
696 static const struct mips_arch_choice *
697 choose_arch_by_name (const char *name, unsigned int namelen)
698 {
699 const struct mips_arch_choice *c = NULL;
700 unsigned int i;
701
702 for (i = 0, c = NULL; i < ARRAY_SIZE (mips_arch_choices) && c == NULL; i++)
703 if (strncmp (mips_arch_choices[i].name, name, namelen) == 0
704 && strlen (mips_arch_choices[i].name) == namelen)
705 c = &mips_arch_choices[i];
706
707 return c;
708 }
709
710 static const struct mips_arch_choice *
711 choose_arch_by_number (unsigned long mach)
712 {
713 static unsigned long hint_bfd_mach;
714 static const struct mips_arch_choice *hint_arch_choice;
715 const struct mips_arch_choice *c;
716 unsigned int i;
717
718 /* We optimize this because even if the user specifies no
719 flags, this will be done for every instruction! */
720 if (hint_bfd_mach == mach
721 && hint_arch_choice != NULL
722 && hint_arch_choice->bfd_mach == hint_bfd_mach)
723 return hint_arch_choice;
724
725 for (i = 0, c = NULL; i < ARRAY_SIZE (mips_arch_choices) && c == NULL; i++)
726 {
727 if (mips_arch_choices[i].bfd_mach_valid
728 && mips_arch_choices[i].bfd_mach == mach)
729 {
730 c = &mips_arch_choices[i];
731 hint_bfd_mach = mach;
732 hint_arch_choice = c;
733 }
734 }
735 return c;
736 }
737
738 /* Check if the object uses NewABI conventions. */
739
740 static int
741 is_newabi (Elf_Internal_Ehdr *header)
742 {
743 /* There are no old-style ABIs which use 64-bit ELF. */
744 if (header->e_ident[EI_CLASS] == ELFCLASS64)
745 return 1;
746
747 /* If a 32-bit ELF file, n32 is a new-style ABI. */
748 if ((header->e_flags & EF_MIPS_ABI2) != 0)
749 return 1;
750
751 return 0;
752 }
753
754 /* Check if the object has microMIPS ASE code. */
755
756 static int
757 is_micromips (Elf_Internal_Ehdr *header)
758 {
759 if ((header->e_flags & EF_MIPS_ARCH_ASE_MICROMIPS) != 0)
760 return 1;
761
762 return 0;
763 }
764
765 static void
766 set_default_mips_dis_options (struct disassemble_info *info)
767 {
768 const struct mips_arch_choice *chosen_arch;
769
770 /* Defaults: mipsIII/r3000 (?!), no microMIPS ASE (any compressed code
771 is MIPS16 ASE) (o)32-style ("oldabi") GPR names, and numeric FPR,
772 CP0 register, and HWR names. */
773 mips_isa = ISA_MIPS3;
774 mips_processor = CPU_R3000;
775 micromips_ase = 0;
776 mips_ase = 0;
777 mips_gpr_names = mips_gpr_names_oldabi;
778 mips_fpr_names = mips_fpr_names_numeric;
779 mips_cp0_names = mips_cp0_names_numeric;
780 mips_cp0sel_names = NULL;
781 mips_cp0sel_names_len = 0;
782 mips_hwr_names = mips_hwr_names_numeric;
783 no_aliases = 0;
784
785 /* Update settings according to the ELF file header flags. */
786 if (info->flavour == bfd_target_elf_flavour && info->section != NULL)
787 {
788 Elf_Internal_Ehdr *header;
789
790 header = elf_elfheader (info->section->owner);
791 /* If an ELF "newabi" binary, use the n32/(n)64 GPR names. */
792 if (is_newabi (header))
793 mips_gpr_names = mips_gpr_names_newabi;
794 /* If a microMIPS binary, then don't use MIPS16 bindings. */
795 micromips_ase = is_micromips (header);
796 }
797
798 /* Set ISA, architecture, and cp0 register names as best we can. */
799 #if ! SYMTAB_AVAILABLE
800 /* This is running out on a target machine, not in a host tool.
801 FIXME: Where does mips_target_info come from? */
802 target_processor = mips_target_info.processor;
803 mips_isa = mips_target_info.isa;
804 mips_ase = mips_target_info.ase;
805 #else
806 chosen_arch = choose_arch_by_number (info->mach);
807 if (chosen_arch != NULL)
808 {
809 mips_processor = chosen_arch->processor;
810 mips_isa = chosen_arch->isa;
811 mips_ase = chosen_arch->ase;
812 mips_cp0_names = chosen_arch->cp0_names;
813 mips_cp0sel_names = chosen_arch->cp0sel_names;
814 mips_cp0sel_names_len = chosen_arch->cp0sel_names_len;
815 mips_hwr_names = chosen_arch->hwr_names;
816 }
817 #endif
818 }
819
820 static void
821 parse_mips_dis_option (const char *option, unsigned int len)
822 {
823 unsigned int i, optionlen, vallen;
824 const char *val;
825 const struct mips_abi_choice *chosen_abi;
826 const struct mips_arch_choice *chosen_arch;
827
828 /* Try to match options that are simple flags */
829 if (CONST_STRNEQ (option, "no-aliases"))
830 {
831 no_aliases = 1;
832 return;
833 }
834
835 if (CONST_STRNEQ (option, "virt"))
836 {
837 mips_ase |= ASE_VIRT;
838 if (mips_isa & ISA_MIPS64R2)
839 mips_ase |= ASE_VIRT64;
840 return;
841 }
842
843 /* Look for the = that delimits the end of the option name. */
844 for (i = 0; i < len; i++)
845 if (option[i] == '=')
846 break;
847
848 if (i == 0) /* Invalid option: no name before '='. */
849 return;
850 if (i == len) /* Invalid option: no '='. */
851 return;
852 if (i == (len - 1)) /* Invalid option: no value after '='. */
853 return;
854
855 optionlen = i;
856 val = option + (optionlen + 1);
857 vallen = len - (optionlen + 1);
858
859 if (strncmp ("gpr-names", option, optionlen) == 0
860 && strlen ("gpr-names") == optionlen)
861 {
862 chosen_abi = choose_abi_by_name (val, vallen);
863 if (chosen_abi != NULL)
864 mips_gpr_names = chosen_abi->gpr_names;
865 return;
866 }
867
868 if (strncmp ("fpr-names", option, optionlen) == 0
869 && strlen ("fpr-names") == optionlen)
870 {
871 chosen_abi = choose_abi_by_name (val, vallen);
872 if (chosen_abi != NULL)
873 mips_fpr_names = chosen_abi->fpr_names;
874 return;
875 }
876
877 if (strncmp ("cp0-names", option, optionlen) == 0
878 && strlen ("cp0-names") == optionlen)
879 {
880 chosen_arch = choose_arch_by_name (val, vallen);
881 if (chosen_arch != NULL)
882 {
883 mips_cp0_names = chosen_arch->cp0_names;
884 mips_cp0sel_names = chosen_arch->cp0sel_names;
885 mips_cp0sel_names_len = chosen_arch->cp0sel_names_len;
886 }
887 return;
888 }
889
890 if (strncmp ("hwr-names", option, optionlen) == 0
891 && strlen ("hwr-names") == optionlen)
892 {
893 chosen_arch = choose_arch_by_name (val, vallen);
894 if (chosen_arch != NULL)
895 mips_hwr_names = chosen_arch->hwr_names;
896 return;
897 }
898
899 if (strncmp ("reg-names", option, optionlen) == 0
900 && strlen ("reg-names") == optionlen)
901 {
902 /* We check both ABI and ARCH here unconditionally, so
903 that "numeric" will do the desirable thing: select
904 numeric register names for all registers. Other than
905 that, a given name probably won't match both. */
906 chosen_abi = choose_abi_by_name (val, vallen);
907 if (chosen_abi != NULL)
908 {
909 mips_gpr_names = chosen_abi->gpr_names;
910 mips_fpr_names = chosen_abi->fpr_names;
911 }
912 chosen_arch = choose_arch_by_name (val, vallen);
913 if (chosen_arch != NULL)
914 {
915 mips_cp0_names = chosen_arch->cp0_names;
916 mips_cp0sel_names = chosen_arch->cp0sel_names;
917 mips_cp0sel_names_len = chosen_arch->cp0sel_names_len;
918 mips_hwr_names = chosen_arch->hwr_names;
919 }
920 return;
921 }
922
923 /* Invalid option. */
924 }
925
926 static void
927 parse_mips_dis_options (const char *options)
928 {
929 const char *option_end;
930
931 if (options == NULL)
932 return;
933
934 while (*options != '\0')
935 {
936 /* Skip empty options. */
937 if (*options == ',')
938 {
939 options++;
940 continue;
941 }
942
943 /* We know that *options is neither NUL or a comma. */
944 option_end = options + 1;
945 while (*option_end != ',' && *option_end != '\0')
946 option_end++;
947
948 parse_mips_dis_option (options, option_end - options);
949
950 /* Go on to the next one. If option_end points to a comma, it
951 will be skipped above. */
952 options = option_end;
953 }
954 }
955
956 static const struct mips_cp0sel_name *
957 lookup_mips_cp0sel_name (const struct mips_cp0sel_name *names,
958 unsigned int len,
959 unsigned int cp0reg,
960 unsigned int sel)
961 {
962 unsigned int i;
963
964 for (i = 0; i < len; i++)
965 if (names[i].cp0reg == cp0reg && names[i].sel == sel)
966 return &names[i];
967 return NULL;
968 }
969 \f
970 /* Print insn arguments for 32/64-bit code. */
971
972 static void
973 print_insn_args (const char *d,
974 int l,
975 bfd_vma pc,
976 struct disassemble_info *info,
977 const struct mips_opcode *opp)
978 {
979 const fprintf_ftype infprintf = info->fprintf_func;
980 unsigned int lsb, msb, msbd;
981 void *is = info->stream;
982 int op;
983
984 lsb = 0;
985
986 #define GET_OP(insn, field) \
987 (((insn) >> OP_SH_##field) & OP_MASK_##field)
988 #define GET_OP_S(insn, field) \
989 ((GET_OP (insn, field) ^ ((OP_MASK_##field >> 1) + 1)) \
990 - ((OP_MASK_##field >> 1) + 1))
991 for (; *d != '\0'; d++)
992 {
993 switch (*d)
994 {
995 case ',':
996 case '(':
997 case ')':
998 case '[':
999 case ']':
1000 infprintf (is, "%c", *d);
1001 break;
1002
1003 case '+':
1004 /* Extension character; switch for second char. */
1005 d++;
1006 switch (*d)
1007 {
1008 case '\0':
1009 /* xgettext:c-format */
1010 infprintf (is,
1011 _("# internal error, "
1012 "incomplete extension sequence (+)"));
1013 return;
1014
1015 case 'A':
1016 lsb = GET_OP (l, SHAMT);
1017 infprintf (is, "0x%x", lsb);
1018 break;
1019
1020 case 'B':
1021 msb = GET_OP (l, INSMSB);
1022 infprintf (is, "0x%x", msb - lsb + 1);
1023 break;
1024
1025 case '1':
1026 infprintf (is, "0x%x", GET_OP (l, UDI1));
1027 break;
1028
1029 case '2':
1030 infprintf (is, "0x%x", GET_OP (l, UDI2));
1031 break;
1032
1033 case '3':
1034 infprintf (is, "0x%x", GET_OP (l, UDI3));
1035 break;
1036
1037 case '4':
1038 infprintf (is, "0x%x", GET_OP (l, UDI4));
1039 break;
1040
1041 case 'C':
1042 case 'H':
1043 msbd = GET_OP (l, EXTMSBD);
1044 infprintf (is, "0x%x", msbd + 1);
1045 break;
1046
1047 case 'D':
1048 {
1049 const struct mips_cp0sel_name *n;
1050 unsigned int cp0reg, sel;
1051
1052 cp0reg = GET_OP (l, RD);
1053 sel = GET_OP (l, SEL);
1054
1055 /* CP0 register including 'sel' code for mtcN (et al.), to be
1056 printed textually if known. If not known, print both
1057 CP0 register name and sel numerically since CP0 register
1058 with sel 0 may have a name unrelated to register being
1059 printed. */
1060 n = lookup_mips_cp0sel_name(mips_cp0sel_names,
1061 mips_cp0sel_names_len, cp0reg, sel);
1062 if (n != NULL)
1063 infprintf (is, "%s", n->name);
1064 else
1065 infprintf (is, "$%d,%d", cp0reg, sel);
1066 break;
1067 }
1068
1069 case 'E':
1070 lsb = GET_OP (l, SHAMT) + 32;
1071 infprintf (is, "0x%x", lsb);
1072 break;
1073
1074 case 'F':
1075 msb = GET_OP (l, INSMSB) + 32;
1076 infprintf (is, "0x%x", msb - lsb + 1);
1077 break;
1078
1079 case 'G':
1080 msbd = GET_OP (l, EXTMSBD) + 32;
1081 infprintf (is, "0x%x", msbd + 1);
1082 break;
1083
1084 case 'J': /* hypcall operand */
1085 infprintf (is, "0x%x", GET_OP (l, CODE10));
1086 break;
1087
1088 case 't': /* Coprocessor 0 reg name */
1089 infprintf (is, "%s", mips_cp0_names[GET_OP (l, RT)]);
1090 break;
1091
1092 case 'T': /* Coprocessor 0 reg name */
1093 {
1094 const struct mips_cp0sel_name *n;
1095 unsigned int cp0reg, sel;
1096
1097 cp0reg = GET_OP (l, RT);
1098 sel = GET_OP (l, SEL);
1099
1100 /* CP0 register including 'sel' code for mftc0, to be
1101 printed textually if known. If not known, print both
1102 CP0 register name and sel numerically since CP0 register
1103 with sel 0 may have a name unrelated to register being
1104 printed. */
1105 n = lookup_mips_cp0sel_name(mips_cp0sel_names,
1106 mips_cp0sel_names_len, cp0reg, sel);
1107 if (n != NULL)
1108 infprintf (is, "%s", n->name);
1109 else
1110 infprintf (is, "$%d,%d", cp0reg, sel);
1111 break;
1112 }
1113
1114 case 'x': /* bbit bit index */
1115 infprintf (is, "0x%x", GET_OP (l, BBITIND));
1116 break;
1117
1118 case 'p': /* cins, cins32, exts and exts32 position */
1119 infprintf (is, "0x%x", GET_OP (l, CINSPOS));
1120 break;
1121
1122 case 's': /* cins and exts length-minus-one */
1123 infprintf (is, "0x%x", GET_OP (l, CINSLM1));
1124 break;
1125
1126 case 'S': /* cins32 and exts32 length-minus-one field */
1127 infprintf (is, "0x%x", GET_OP (l, CINSLM1));
1128 break;
1129
1130 case 'Q': /* seqi/snei immediate field */
1131 infprintf (is, "%d", GET_OP_S (l, SEQI));
1132 break;
1133
1134 case 'a': /* 8-bit signed offset in bit 6 */
1135 infprintf (is, "%d", GET_OP_S (l, OFFSET_A));
1136 break;
1137
1138 case 'b': /* 8-bit signed offset in bit 3 */
1139 infprintf (is, "%d", GET_OP_S (l, OFFSET_B));
1140 break;
1141
1142 case 'c': /* 9-bit signed offset in bit 6 */
1143 /* Left shift 4 bits to print the real offset. */
1144 infprintf (is, "%d", GET_OP_S (l, OFFSET_C) << 4);
1145 break;
1146
1147 case 'z':
1148 infprintf (is, "%s", mips_gpr_names[GET_OP (l, RZ)]);
1149 break;
1150
1151 case 'Z':
1152 infprintf (is, "%s", mips_fpr_names[GET_OP (l, FZ)]);
1153 break;
1154
1155 case 'j': /* 9-bit signed offset in bit 7. */
1156 infprintf (is, "%d", GET_OP_S (l, EVAOFFSET));
1157 break;
1158
1159 default:
1160 /* xgettext:c-format */
1161 infprintf (is,
1162 _("# internal error, "
1163 "undefined extension sequence (+%c)"),
1164 *d);
1165 return;
1166 }
1167 break;
1168
1169 case '2':
1170 infprintf (is, "0x%x", GET_OP (l, BP));
1171 break;
1172
1173 case '3':
1174 infprintf (is, "0x%x", GET_OP (l, SA3));
1175 break;
1176
1177 case '4':
1178 infprintf (is, "0x%x", GET_OP (l, SA4));
1179 break;
1180
1181 case '5':
1182 infprintf (is, "0x%x", GET_OP (l, IMM8));
1183 break;
1184
1185 case '6':
1186 infprintf (is, "0x%x", GET_OP (l, RS));
1187 break;
1188
1189 case '7':
1190 infprintf (is, "$ac%d", GET_OP (l, DSPACC));
1191 break;
1192
1193 case '8':
1194 infprintf (is, "0x%x", GET_OP (l, WRDSP));
1195 break;
1196
1197 case '9':
1198 infprintf (is, "$ac%d", GET_OP (l, DSPACC_S));
1199 break;
1200
1201 case '0': /* dsp 6-bit signed immediate in bit 20 */
1202 infprintf (is, "%d", GET_OP_S (l, DSPSFT));
1203 break;
1204
1205 case ':': /* dsp 7-bit signed immediate in bit 19 */
1206 infprintf (is, "%d", GET_OP_S (l, DSPSFT_7));
1207 break;
1208
1209 case '~':
1210 infprintf (is, "%d", GET_OP_S (l, OFFSET12));
1211 break;
1212
1213 case '\\':
1214 infprintf (is, "0x%x", GET_OP (l, 3BITPOS));
1215 break;
1216
1217 case '\'':
1218 infprintf (is, "0x%x", GET_OP (l, RDDSP));
1219 break;
1220
1221 case '@': /* dsp 10-bit signed immediate in bit 16 */
1222 infprintf (is, "%d", GET_OP_S (l, IMM10));
1223 break;
1224
1225 case '!':
1226 infprintf (is, "%d", GET_OP (l, MT_U));
1227 break;
1228
1229 case '$':
1230 infprintf (is, "%d", GET_OP (l, MT_H));
1231 break;
1232
1233 case '*':
1234 infprintf (is, "$ac%d", GET_OP (l, MTACC_T));
1235 break;
1236
1237 case '&':
1238 infprintf (is, "$ac%d", GET_OP (l, MTACC_D));
1239 break;
1240
1241 case 'g':
1242 /* Coprocessor register for CTTC1, MTTC2, MTHC2, CTTC2. */
1243 infprintf (is, "$%d", GET_OP (l, RD));
1244 break;
1245
1246 case 's':
1247 case 'b':
1248 case 'r':
1249 case 'v':
1250 infprintf (is, "%s", mips_gpr_names[GET_OP (l, RS)]);
1251 break;
1252
1253 case 't':
1254 case 'w':
1255 infprintf (is, "%s", mips_gpr_names[GET_OP (l, RT)]);
1256 break;
1257
1258 case 'i':
1259 case 'u':
1260 infprintf (is, "0x%x", GET_OP (l, IMMEDIATE));
1261 break;
1262
1263 case 'j': /* Same as i, but sign-extended. */
1264 case 'o':
1265 infprintf (is, "%d", GET_OP_S (l, DELTA));
1266 break;
1267
1268 case 'h':
1269 infprintf (is, "0x%x", GET_OP (l, PREFX));
1270 break;
1271
1272 case 'k':
1273 infprintf (is, "0x%x", GET_OP (l, CACHE));
1274 break;
1275
1276 case 'a':
1277 info->target = (((pc + 4) & ~(bfd_vma) 0x0fffffff)
1278 | (GET_OP (l, TARGET) << 2));
1279 /* For gdb disassembler, force odd address on jalx. */
1280 if (info->flavour == bfd_target_unknown_flavour
1281 && strcmp (opp->name, "jalx") == 0)
1282 info->target |= 1;
1283 (*info->print_address_func) (info->target, info);
1284 break;
1285
1286 case 'p':
1287 /* Sign extend the displacement. */
1288 info->target = (GET_OP_S (l, DELTA) << 2) + pc + INSNLEN;
1289 (*info->print_address_func) (info->target, info);
1290 break;
1291
1292 case 'd':
1293 infprintf (is, "%s", mips_gpr_names[GET_OP (l, RD)]);
1294 break;
1295
1296 case 'U':
1297 {
1298 /* First check for both rd and rt being equal. */
1299 unsigned int reg;
1300
1301 reg = GET_OP (l, RD);
1302 if (reg == GET_OP (l, RT))
1303 infprintf (is, "%s", mips_gpr_names[reg]);
1304 else
1305 {
1306 /* If one is zero use the other. */
1307 if (reg == 0)
1308 infprintf (is, "%s", mips_gpr_names[GET_OP (l, RT)]);
1309 else if (GET_OP (l, RT) == 0)
1310 infprintf (is, "%s", mips_gpr_names[reg]);
1311 else /* Bogus, result depends on processor. */
1312 infprintf (is, "%s or %s",
1313 mips_gpr_names[reg],
1314 mips_gpr_names[GET_OP (l, RT)]);
1315 }
1316 }
1317 break;
1318
1319 case 'z':
1320 infprintf (is, "%s", mips_gpr_names[0]);
1321 break;
1322
1323 case '<':
1324 case '1':
1325 infprintf (is, "0x%x", GET_OP (l, SHAMT));
1326 break;
1327
1328 case 'c':
1329 infprintf (is, "0x%x", GET_OP (l, CODE));
1330 break;
1331
1332 case 'q':
1333 infprintf (is, "0x%x", GET_OP (l, CODE2));
1334 break;
1335
1336 case 'C':
1337 infprintf (is, "0x%x", GET_OP (l, COPZ));
1338 break;
1339
1340 case 'B':
1341 infprintf (is, "0x%x", GET_OP (l, CODE20));
1342 break;
1343
1344 case 'J':
1345 infprintf (is, "0x%x", GET_OP (l, CODE19));
1346 break;
1347
1348 case 'S':
1349 case 'V':
1350 infprintf (is, "%s", mips_fpr_names[GET_OP (l, FS)]);
1351 break;
1352
1353 case 'T':
1354 case 'W':
1355 infprintf (is, "%s", mips_fpr_names[GET_OP (l, FT)]);
1356 break;
1357
1358 case 'D':
1359 infprintf (is, "%s", mips_fpr_names[GET_OP (l, FD)]);
1360 break;
1361
1362 case 'R':
1363 infprintf (is, "%s", mips_fpr_names[GET_OP (l, FR)]);
1364 break;
1365
1366 case 'E':
1367 /* Coprocessor register for lwcN instructions, et al.
1368
1369 Note that there is no load/store cp0 instructions, and
1370 that FPU (cp1) instructions disassemble this field using
1371 'T' format. Therefore, until we gain understanding of
1372 cp2 register names, we can simply print the register
1373 numbers. */
1374 infprintf (is, "$%d", GET_OP (l, RT));
1375 break;
1376
1377 case 'G':
1378 /* Coprocessor register for mtcN instructions, et al. Note
1379 that FPU (cp1) instructions disassemble this field using
1380 'S' format. Therefore, we only need to worry about cp0,
1381 cp2, and cp3. */
1382 op = GET_OP (l, OP);
1383 if (op == OP_OP_COP0)
1384 infprintf (is, "%s", mips_cp0_names[GET_OP (l, RD)]);
1385 else
1386 infprintf (is, "$%d", GET_OP (l, RD));
1387 break;
1388
1389 case 'K':
1390 infprintf (is, "%s", mips_hwr_names[GET_OP (l, RD)]);
1391 break;
1392
1393 case 'N':
1394 infprintf (is,
1395 (opp->pinfo & (FP_D | FP_S)) != 0 ? "$fcc%d" : "$cc%d",
1396 GET_OP (l, BCC));
1397 break;
1398
1399 case 'M':
1400 infprintf (is, "$fcc%d", GET_OP (l, CCC));
1401 break;
1402
1403 case 'P':
1404 infprintf (is, "%d", GET_OP (l, PERFREG));
1405 break;
1406
1407 case 'e':
1408 infprintf (is, "%d", GET_OP (l, VECBYTE));
1409 break;
1410
1411 case '%':
1412 infprintf (is, "%d", GET_OP (l, VECALIGN));
1413 break;
1414
1415 case 'H':
1416 infprintf (is, "%d", GET_OP (l, SEL));
1417 break;
1418
1419 case 'O':
1420 infprintf (is, "%d", GET_OP (l, ALN));
1421 break;
1422
1423 case 'Q':
1424 {
1425 unsigned int vsel = GET_OP (l, VSEL);
1426
1427 if ((vsel & 0x10) == 0)
1428 {
1429 int fmt;
1430
1431 vsel &= 0x0f;
1432 for (fmt = 0; fmt < 3; fmt++, vsel >>= 1)
1433 if ((vsel & 1) == 0)
1434 break;
1435 infprintf (is, "$v%d[%d]", GET_OP (l, FT), vsel >> 1);
1436 }
1437 else if ((vsel & 0x08) == 0)
1438 {
1439 infprintf (is, "$v%d", GET_OP (l, FT));
1440 }
1441 else
1442 {
1443 infprintf (is, "0x%x", GET_OP (l, FT));
1444 }
1445 }
1446 break;
1447
1448 case 'X':
1449 infprintf (is, "$v%d", GET_OP (l, FD));
1450 break;
1451
1452 case 'Y':
1453 infprintf (is, "$v%d", GET_OP (l, FS));
1454 break;
1455
1456 case 'Z':
1457 infprintf (is, "$v%d", GET_OP (l, FT));
1458 break;
1459
1460 default:
1461 /* xgettext:c-format */
1462 infprintf (is, _("# internal error, undefined modifier (%c)"), *d);
1463 return;
1464 }
1465 }
1466 }
1467 \f
1468 /* Print the mips instruction at address MEMADDR in debugged memory,
1469 on using INFO. Returns length of the instruction, in bytes, which is
1470 always INSNLEN. BIGENDIAN must be 1 if this is big-endian code, 0 if
1471 this is little-endian code. */
1472
1473 static int
1474 print_insn_mips (bfd_vma memaddr,
1475 int word,
1476 struct disassemble_info *info)
1477 {
1478 static const struct mips_opcode *mips_hash[OP_MASK_OP + 1];
1479 const fprintf_ftype infprintf = info->fprintf_func;
1480 const struct mips_opcode *op;
1481 static bfd_boolean init = 0;
1482 void *is = info->stream;
1483
1484 /* Build a hash table to shorten the search time. */
1485 if (! init)
1486 {
1487 unsigned int i;
1488
1489 for (i = 0; i <= OP_MASK_OP; i++)
1490 {
1491 for (op = mips_opcodes; op < &mips_opcodes[NUMOPCODES]; op++)
1492 {
1493 if (op->pinfo == INSN_MACRO
1494 || (no_aliases && (op->pinfo2 & INSN2_ALIAS)))
1495 continue;
1496 if (i == GET_OP (op->match, OP))
1497 {
1498 mips_hash[i] = op;
1499 break;
1500 }
1501 }
1502 }
1503
1504 init = 1;
1505 }
1506
1507 info->bytes_per_chunk = INSNLEN;
1508 info->display_endian = info->endian;
1509 info->insn_info_valid = 1;
1510 info->branch_delay_insns = 0;
1511 info->data_size = 0;
1512 info->insn_type = dis_nonbranch;
1513 info->target = 0;
1514 info->target2 = 0;
1515
1516 op = mips_hash[GET_OP (word, OP)];
1517 if (op != NULL)
1518 {
1519 for (; op < &mips_opcodes[NUMOPCODES]; op++)
1520 {
1521 if (op->pinfo != INSN_MACRO
1522 && !(no_aliases && (op->pinfo2 & INSN2_ALIAS))
1523 && (word & op->mask) == op->match)
1524 {
1525 const char *d;
1526
1527 /* We always allow to disassemble the jalx instruction. */
1528 if (!opcode_is_member (op, mips_isa, mips_ase, mips_processor)
1529 && strcmp (op->name, "jalx"))
1530 continue;
1531
1532 /* Figure out instruction type and branch delay information. */
1533 if ((op->pinfo & INSN_UNCOND_BRANCH_DELAY) != 0)
1534 {
1535 if ((op->pinfo & (INSN_WRITE_GPR_31
1536 | INSN_WRITE_GPR_D)) != 0)
1537 info->insn_type = dis_jsr;
1538 else
1539 info->insn_type = dis_branch;
1540 info->branch_delay_insns = 1;
1541 }
1542 else if ((op->pinfo & (INSN_COND_BRANCH_DELAY
1543 | INSN_COND_BRANCH_LIKELY)) != 0)
1544 {
1545 if ((op->pinfo & INSN_WRITE_GPR_31) != 0)
1546 info->insn_type = dis_condjsr;
1547 else
1548 info->insn_type = dis_condbranch;
1549 info->branch_delay_insns = 1;
1550 }
1551 else if ((op->pinfo & (INSN_STORE_MEMORY
1552 | INSN_LOAD_MEMORY_DELAY)) != 0)
1553 info->insn_type = dis_dref;
1554
1555 infprintf (is, "%s", op->name);
1556
1557 d = op->args;
1558 if (d != NULL && *d != '\0')
1559 {
1560 infprintf (is, "\t");
1561 print_insn_args (d, word, memaddr, info, op);
1562 }
1563
1564 return INSNLEN;
1565 }
1566 }
1567 }
1568 #undef GET_OP_S
1569 #undef GET_OP
1570
1571 /* Handle undefined instructions. */
1572 info->insn_type = dis_noninsn;
1573 infprintf (is, "0x%x", word);
1574 return INSNLEN;
1575 }
1576 \f
1577 /* Disassemble an operand for a mips16 instruction. */
1578
1579 static void
1580 print_mips16_insn_arg (char type,
1581 const struct mips_opcode *op,
1582 int l,
1583 bfd_boolean use_extend,
1584 int extend,
1585 bfd_vma memaddr,
1586 struct disassemble_info *info)
1587 {
1588 const fprintf_ftype infprintf = info->fprintf_func;
1589 void *is = info->stream;
1590
1591 #define GET_OP(insn, field) \
1592 (((insn) >> MIPS16OP_SH_##field) & MIPS16OP_MASK_##field)
1593 #define GET_OP_S(insn, field) \
1594 ((GET_OP (insn, field) ^ ((MIPS16OP_MASK_##field >> 1) + 1)) \
1595 - ((MIPS16OP_MASK_##field >> 1) + 1))
1596 switch (type)
1597 {
1598 case ',':
1599 case '(':
1600 case ')':
1601 infprintf (is, "%c", type);
1602 break;
1603
1604 case 'y':
1605 case 'w':
1606 infprintf (is, "%s", mips16_reg_names (GET_OP (l, RY)));
1607 break;
1608
1609 case 'x':
1610 case 'v':
1611 infprintf (is, "%s", mips16_reg_names (GET_OP (l, RX)));
1612 break;
1613
1614 case 'z':
1615 infprintf (is, "%s", mips16_reg_names (GET_OP (l, RZ)));
1616 break;
1617
1618 case 'Z':
1619 infprintf (is, "%s", mips16_reg_names (GET_OP (l, MOVE32Z)));
1620 break;
1621
1622 case '0':
1623 infprintf (is, "%s", mips_gpr_names[0]);
1624 break;
1625
1626 case 'S':
1627 infprintf (is, "%s", mips_gpr_names[29]);
1628 break;
1629
1630 case 'P':
1631 infprintf (is, "$pc");
1632 break;
1633
1634 case 'R':
1635 infprintf (is, "%s", mips_gpr_names[31]);
1636 break;
1637
1638 case 'X':
1639 infprintf (is, "%s", mips_gpr_names[GET_OP (l, REGR32)]);
1640 break;
1641
1642 case 'Y':
1643 infprintf (is, "%s", mips_gpr_names[MIPS16OP_EXTRACT_REG32R (l)]);
1644 break;
1645
1646 case '<':
1647 case '>':
1648 case '[':
1649 case ']':
1650 case '4':
1651 case '5':
1652 case 'H':
1653 case 'W':
1654 case 'D':
1655 case 'j':
1656 case '6':
1657 case '8':
1658 case 'V':
1659 case 'C':
1660 case 'U':
1661 case 'k':
1662 case 'K':
1663 case 'p':
1664 case 'q':
1665 case 'A':
1666 case 'B':
1667 case 'E':
1668 {
1669 int immed, nbits, shift, signedp, extbits, pcrel, extu, branch;
1670
1671 shift = 0;
1672 signedp = 0;
1673 extbits = 16;
1674 pcrel = 0;
1675 extu = 0;
1676 branch = 0;
1677 switch (type)
1678 {
1679 case '<':
1680 nbits = 3;
1681 immed = GET_OP (l, RZ);
1682 extbits = 5;
1683 extu = 1;
1684 break;
1685 case '>':
1686 nbits = 3;
1687 immed = GET_OP (l, RX);
1688 extbits = 5;
1689 extu = 1;
1690 break;
1691 case '[':
1692 nbits = 3;
1693 immed = GET_OP (l, RZ);
1694 extbits = 6;
1695 extu = 1;
1696 break;
1697 case ']':
1698 nbits = 3;
1699 immed = GET_OP (l, RX);
1700 extbits = 6;
1701 extu = 1;
1702 break;
1703 case '4':
1704 nbits = 4;
1705 immed = GET_OP (l, IMM4);
1706 signedp = 1;
1707 extbits = 15;
1708 break;
1709 case '5':
1710 nbits = 5;
1711 immed = GET_OP (l, IMM5);
1712 info->insn_type = dis_dref;
1713 info->data_size = 1;
1714 break;
1715 case 'H':
1716 nbits = 5;
1717 shift = 1;
1718 immed = GET_OP (l, IMM5);
1719 info->insn_type = dis_dref;
1720 info->data_size = 2;
1721 break;
1722 case 'W':
1723 nbits = 5;
1724 shift = 2;
1725 immed = GET_OP (l, IMM5);
1726 if ((op->pinfo & MIPS16_INSN_READ_PC) == 0
1727 && (op->pinfo & MIPS16_INSN_READ_SP) == 0)
1728 {
1729 info->insn_type = dis_dref;
1730 info->data_size = 4;
1731 }
1732 break;
1733 case 'D':
1734 nbits = 5;
1735 shift = 3;
1736 immed = GET_OP (l, IMM5);
1737 info->insn_type = dis_dref;
1738 info->data_size = 8;
1739 break;
1740 case 'j':
1741 nbits = 5;
1742 immed = GET_OP (l, IMM5);
1743 signedp = 1;
1744 break;
1745 case '6':
1746 nbits = 6;
1747 immed = GET_OP (l, IMM6);
1748 break;
1749 case '8':
1750 nbits = 8;
1751 immed = GET_OP (l, IMM8);
1752 break;
1753 case 'V':
1754 nbits = 8;
1755 shift = 2;
1756 immed = GET_OP (l, IMM8);
1757 /* FIXME: This might be lw, or it might be addiu to $sp or
1758 $pc. We assume it's load. */
1759 info->insn_type = dis_dref;
1760 info->data_size = 4;
1761 break;
1762 case 'C':
1763 nbits = 8;
1764 shift = 3;
1765 immed = GET_OP (l, IMM8);
1766 info->insn_type = dis_dref;
1767 info->data_size = 8;
1768 break;
1769 case 'U':
1770 nbits = 8;
1771 immed = GET_OP (l, IMM8);
1772 extu = 1;
1773 break;
1774 case 'k':
1775 nbits = 8;
1776 immed = GET_OP (l, IMM8);
1777 signedp = 1;
1778 break;
1779 case 'K':
1780 nbits = 8;
1781 shift = 3;
1782 immed = GET_OP (l, IMM8);
1783 signedp = 1;
1784 break;
1785 case 'p':
1786 nbits = 8;
1787 immed = GET_OP (l, IMM8);
1788 signedp = 1;
1789 pcrel = 1;
1790 branch = 1;
1791 break;
1792 case 'q':
1793 nbits = 11;
1794 immed = GET_OP (l, IMM11);
1795 signedp = 1;
1796 pcrel = 1;
1797 branch = 1;
1798 break;
1799 case 'A':
1800 nbits = 8;
1801 shift = 2;
1802 immed = GET_OP (l, IMM8);
1803 pcrel = 1;
1804 /* FIXME: This can be lw or la. We assume it is lw. */
1805 info->insn_type = dis_dref;
1806 info->data_size = 4;
1807 break;
1808 case 'B':
1809 nbits = 5;
1810 shift = 3;
1811 immed = GET_OP (l, IMM5);
1812 pcrel = 1;
1813 info->insn_type = dis_dref;
1814 info->data_size = 8;
1815 break;
1816 case 'E':
1817 nbits = 5;
1818 shift = 2;
1819 immed = GET_OP (l, IMM5);
1820 pcrel = 1;
1821 break;
1822 default:
1823 abort ();
1824 }
1825
1826 if (! use_extend)
1827 {
1828 if (signedp && immed >= (1 << (nbits - 1)))
1829 immed -= 1 << nbits;
1830 immed <<= shift;
1831 if ((type == '<' || type == '>' || type == '[' || type == ']')
1832 && immed == 0)
1833 immed = 8;
1834 }
1835 else
1836 {
1837 if (extbits == 16)
1838 immed |= ((extend & 0x1f) << 11) | (extend & 0x7e0);
1839 else if (extbits == 15)
1840 immed |= ((extend & 0xf) << 11) | (extend & 0x7f0);
1841 else
1842 immed = ((extend >> 6) & 0x1f) | (extend & 0x20);
1843 immed &= (1 << extbits) - 1;
1844 if (! extu && immed >= (1 << (extbits - 1)))
1845 immed -= 1 << extbits;
1846 }
1847
1848 if (! pcrel)
1849 infprintf (is, "%d", immed);
1850 else
1851 {
1852 bfd_vma baseaddr;
1853
1854 if (branch)
1855 {
1856 immed *= 2;
1857 baseaddr = memaddr + 2;
1858 }
1859 else if (use_extend)
1860 baseaddr = memaddr - 2;
1861 else
1862 {
1863 int status;
1864 bfd_byte buffer[2];
1865
1866 baseaddr = memaddr;
1867
1868 /* If this instruction is in the delay slot of a jr
1869 instruction, the base address is the address of the
1870 jr instruction. If it is in the delay slot of jalr
1871 instruction, the base address is the address of the
1872 jalr instruction. This test is unreliable: we have
1873 no way of knowing whether the previous word is
1874 instruction or data. */
1875 status = (*info->read_memory_func) (memaddr - 4, buffer, 2,
1876 info);
1877 if (status == 0
1878 && (((info->endian == BFD_ENDIAN_BIG
1879 ? bfd_getb16 (buffer)
1880 : bfd_getl16 (buffer))
1881 & 0xf800) == 0x1800))
1882 baseaddr = memaddr - 4;
1883 else
1884 {
1885 status = (*info->read_memory_func) (memaddr - 2, buffer,
1886 2, info);
1887 if (status == 0
1888 && (((info->endian == BFD_ENDIAN_BIG
1889 ? bfd_getb16 (buffer)
1890 : bfd_getl16 (buffer))
1891 & 0xf81f) == 0xe800))
1892 baseaddr = memaddr - 2;
1893 }
1894 }
1895 info->target = (baseaddr & ~((1 << shift) - 1)) + immed;
1896 if (pcrel && branch
1897 && info->flavour == bfd_target_unknown_flavour)
1898 /* For gdb disassembler, maintain odd address. */
1899 info->target |= 1;
1900 (*info->print_address_func) (info->target, info);
1901 }
1902 }
1903 break;
1904
1905 case 'a':
1906 {
1907 int jalx = l & 0x400;
1908
1909 if (! use_extend)
1910 extend = 0;
1911 l = ((l & 0x1f) << 23) | ((l & 0x3e0) << 13) | (extend << 2);
1912 if (!jalx && info->flavour == bfd_target_unknown_flavour)
1913 /* For gdb disassembler, maintain odd address. */
1914 l |= 1;
1915 }
1916 info->target = ((memaddr + 4) & ~(bfd_vma) 0x0fffffff) | l;
1917 (*info->print_address_func) (info->target, info);
1918 break;
1919
1920 case 'l':
1921 case 'L':
1922 {
1923 int need_comma, amask, smask;
1924
1925 need_comma = 0;
1926
1927 l = GET_OP (l, IMM6);
1928
1929 amask = (l >> 3) & 7;
1930
1931 if (amask > 0 && amask < 5)
1932 {
1933 infprintf (is, "%s", mips_gpr_names[4]);
1934 if (amask > 1)
1935 infprintf (is, "-%s", mips_gpr_names[amask + 3]);
1936 need_comma = 1;
1937 }
1938
1939 smask = (l >> 1) & 3;
1940 if (smask == 3)
1941 {
1942 infprintf (is, "%s??", need_comma ? "," : "");
1943 need_comma = 1;
1944 }
1945 else if (smask > 0)
1946 {
1947 infprintf (is, "%s%s", need_comma ? "," : "", mips_gpr_names[16]);
1948 if (smask > 1)
1949 infprintf (is, "-%s", mips_gpr_names[smask + 15]);
1950 need_comma = 1;
1951 }
1952
1953 if (l & 1)
1954 {
1955 infprintf (is, "%s%s", need_comma ? "," : "", mips_gpr_names[31]);
1956 need_comma = 1;
1957 }
1958
1959 if (amask == 5 || amask == 6)
1960 {
1961 infprintf (is, "%s$f0", need_comma ? "," : "");
1962 if (amask == 6)
1963 infprintf (is, "-$f1");
1964 }
1965 }
1966 break;
1967
1968 case 'm':
1969 case 'M':
1970 /* MIPS16e save/restore. */
1971 {
1972 int need_comma = 0;
1973 int amask, args, statics;
1974 int nsreg, smask;
1975 int framesz;
1976 int i, j;
1977
1978 l = l & 0x7f;
1979 if (use_extend)
1980 l |= extend << 16;
1981
1982 amask = (l >> 16) & 0xf;
1983 if (amask == MIPS16_ALL_ARGS)
1984 {
1985 args = 4;
1986 statics = 0;
1987 }
1988 else if (amask == MIPS16_ALL_STATICS)
1989 {
1990 args = 0;
1991 statics = 4;
1992 }
1993 else
1994 {
1995 args = amask >> 2;
1996 statics = amask & 3;
1997 }
1998
1999 if (args > 0) {
2000 infprintf (is, "%s", mips_gpr_names[4]);
2001 if (args > 1)
2002 infprintf (is, "-%s", mips_gpr_names[4 + args - 1]);
2003 need_comma = 1;
2004 }
2005
2006 framesz = (((l >> 16) & 0xf0) | (l & 0x0f)) * 8;
2007 if (framesz == 0 && !use_extend)
2008 framesz = 128;
2009
2010 infprintf (is, "%s%d", need_comma ? "," : "", framesz);
2011
2012 if (l & 0x40) /* $ra */
2013 infprintf (is, ",%s", mips_gpr_names[31]);
2014
2015 nsreg = (l >> 24) & 0x7;
2016 smask = 0;
2017 if (l & 0x20) /* $s0 */
2018 smask |= 1 << 0;
2019 if (l & 0x10) /* $s1 */
2020 smask |= 1 << 1;
2021 if (nsreg > 0) /* $s2-$s8 */
2022 smask |= ((1 << nsreg) - 1) << 2;
2023
2024 /* Find first set static reg bit. */
2025 for (i = 0; i < 9; i++)
2026 {
2027 if (smask & (1 << i))
2028 {
2029 infprintf (is, ",%s", mips_gpr_names[i == 8 ? 30 : (16 + i)]);
2030 /* Skip over string of set bits. */
2031 for (j = i; smask & (2 << j); j++)
2032 continue;
2033 if (j > i)
2034 infprintf (is, "-%s", mips_gpr_names[j == 8 ? 30 : (16 + j)]);
2035 i = j + 1;
2036 }
2037 }
2038
2039 /* Statics $ax - $a3. */
2040 if (statics == 1)
2041 infprintf (is, ",%s", mips_gpr_names[7]);
2042 else if (statics > 0)
2043 infprintf (is, ",%s-%s",
2044 mips_gpr_names[7 - statics + 1],
2045 mips_gpr_names[7]);
2046 }
2047 break;
2048
2049 default:
2050 /* xgettext:c-format */
2051 infprintf (is,
2052 _("# internal disassembler error, "
2053 "unrecognised modifier (%c)"),
2054 type);
2055 abort ();
2056 }
2057 }
2058
2059
2060 /* Check if the given address is the last word of a MIPS16 PLT entry.
2061 This word is data and depending on the value it may interfere with
2062 disassembly of further PLT entries. We make use of the fact PLT
2063 symbols are marked BSF_SYNTHETIC. */
2064 static bfd_boolean
2065 is_mips16_plt_tail (struct disassemble_info *info, bfd_vma addr)
2066 {
2067 if (info->symbols
2068 && info->symbols[0]
2069 && (info->symbols[0]->flags & BSF_SYNTHETIC)
2070 && addr == bfd_asymbol_value (info->symbols[0]) + 12)
2071 return TRUE;
2072
2073 return FALSE;
2074 }
2075
2076 /* Disassemble mips16 instructions. */
2077
2078 static int
2079 print_insn_mips16 (bfd_vma memaddr, struct disassemble_info *info)
2080 {
2081 const fprintf_ftype infprintf = info->fprintf_func;
2082 int status;
2083 bfd_byte buffer[4];
2084 int length;
2085 int insn;
2086 bfd_boolean use_extend;
2087 int extend = 0;
2088 const struct mips_opcode *op, *opend;
2089 void *is = info->stream;
2090
2091 info->bytes_per_chunk = 2;
2092 info->display_endian = info->endian;
2093 info->insn_info_valid = 1;
2094 info->branch_delay_insns = 0;
2095 info->data_size = 0;
2096 info->target = 0;
2097 info->target2 = 0;
2098
2099 /* Decode PLT entry's GOT slot address word. */
2100 if (is_mips16_plt_tail (info, memaddr))
2101 {
2102 info->insn_type = dis_noninsn;
2103 status = (*info->read_memory_func) (memaddr, buffer, 4, info);
2104 if (status == 0)
2105 {
2106 unsigned int gotslot;
2107
2108 if (info->endian == BFD_ENDIAN_BIG)
2109 gotslot = bfd_getb32 (buffer);
2110 else
2111 gotslot = bfd_getl32 (buffer);
2112 infprintf (is, ".word\t0x%x", gotslot);
2113
2114 return 4;
2115 }
2116 }
2117 else
2118 {
2119 info->insn_type = dis_nonbranch;
2120 status = (*info->read_memory_func) (memaddr, buffer, 2, info);
2121 }
2122 if (status != 0)
2123 {
2124 (*info->memory_error_func) (status, memaddr, info);
2125 return -1;
2126 }
2127
2128 length = 2;
2129
2130 if (info->endian == BFD_ENDIAN_BIG)
2131 insn = bfd_getb16 (buffer);
2132 else
2133 insn = bfd_getl16 (buffer);
2134
2135 /* Handle the extend opcode specially. */
2136 use_extend = FALSE;
2137 if ((insn & 0xf800) == 0xf000)
2138 {
2139 use_extend = TRUE;
2140 extend = insn & 0x7ff;
2141
2142 memaddr += 2;
2143
2144 status = (*info->read_memory_func) (memaddr, buffer, 2, info);
2145 if (status != 0)
2146 {
2147 infprintf (is, "extend 0x%x", (unsigned int) extend);
2148 (*info->memory_error_func) (status, memaddr, info);
2149 return -1;
2150 }
2151
2152 if (info->endian == BFD_ENDIAN_BIG)
2153 insn = bfd_getb16 (buffer);
2154 else
2155 insn = bfd_getl16 (buffer);
2156
2157 /* Check for an extend opcode followed by an extend opcode. */
2158 if ((insn & 0xf800) == 0xf000)
2159 {
2160 infprintf (is, "extend 0x%x", (unsigned int) extend);
2161 info->insn_type = dis_noninsn;
2162 return length;
2163 }
2164
2165 length += 2;
2166 }
2167
2168 /* FIXME: Should probably use a hash table on the major opcode here. */
2169
2170 opend = mips16_opcodes + bfd_mips16_num_opcodes;
2171 for (op = mips16_opcodes; op < opend; op++)
2172 {
2173 if (op->pinfo != INSN_MACRO
2174 && !(no_aliases && (op->pinfo2 & INSN2_ALIAS))
2175 && (insn & op->mask) == op->match)
2176 {
2177 const char *s;
2178
2179 if (strchr (op->args, 'a') != NULL)
2180 {
2181 if (use_extend)
2182 {
2183 infprintf (is, "extend 0x%x", (unsigned int) extend);
2184 info->insn_type = dis_noninsn;
2185 return length - 2;
2186 }
2187
2188 use_extend = FALSE;
2189
2190 memaddr += 2;
2191
2192 status = (*info->read_memory_func) (memaddr, buffer, 2,
2193 info);
2194 if (status == 0)
2195 {
2196 use_extend = TRUE;
2197 if (info->endian == BFD_ENDIAN_BIG)
2198 extend = bfd_getb16 (buffer);
2199 else
2200 extend = bfd_getl16 (buffer);
2201 length += 2;
2202 }
2203 }
2204
2205 infprintf (is, "%s", op->name);
2206 if (op->args[0] != '\0')
2207 infprintf (is, "\t");
2208
2209 for (s = op->args; *s != '\0'; s++)
2210 {
2211 if (*s == ','
2212 && s[1] == 'w'
2213 && GET_OP (insn, RX) == GET_OP (insn, RY))
2214 {
2215 /* Skip the register and the comma. */
2216 ++s;
2217 continue;
2218 }
2219 if (*s == ','
2220 && s[1] == 'v'
2221 && GET_OP (insn, RZ) == GET_OP (insn, RX))
2222 {
2223 /* Skip the register and the comma. */
2224 ++s;
2225 continue;
2226 }
2227 print_mips16_insn_arg (*s, op, insn, use_extend, extend, memaddr,
2228 info);
2229 }
2230
2231 /* Figure out branch instruction type and delay slot information. */
2232 if ((op->pinfo & INSN_UNCOND_BRANCH_DELAY) != 0)
2233 info->branch_delay_insns = 1;
2234 if ((op->pinfo & (INSN_UNCOND_BRANCH_DELAY
2235 | MIPS16_INSN_UNCOND_BRANCH)) != 0)
2236 {
2237 if ((op->pinfo & INSN_WRITE_GPR_31) != 0)
2238 info->insn_type = dis_jsr;
2239 else
2240 info->insn_type = dis_branch;
2241 }
2242 else if ((op->pinfo & MIPS16_INSN_COND_BRANCH) != 0)
2243 info->insn_type = dis_condbranch;
2244
2245 return length;
2246 }
2247 }
2248 #undef GET_OP_S
2249 #undef GET_OP
2250
2251 if (use_extend)
2252 infprintf (is, "0x%x", extend | 0xf000);
2253 infprintf (is, "0x%x", insn);
2254 info->insn_type = dis_noninsn;
2255
2256 return length;
2257 }
2258
2259 /* Disassemble microMIPS instructions. */
2260
2261 static int
2262 print_insn_micromips (bfd_vma memaddr, struct disassemble_info *info)
2263 {
2264 const fprintf_ftype infprintf = info->fprintf_func;
2265 const struct mips_opcode *op, *opend;
2266 unsigned int lsb, msbd, msb;
2267 void *is = info->stream;
2268 unsigned int regno;
2269 bfd_byte buffer[2];
2270 int lastregno = 0;
2271 int higher;
2272 int length;
2273 int status;
2274 int delta;
2275 int immed;
2276 int insn;
2277
2278 lsb = 0;
2279
2280 info->bytes_per_chunk = 2;
2281 info->display_endian = info->endian;
2282 info->insn_info_valid = 1;
2283 info->branch_delay_insns = 0;
2284 info->data_size = 0;
2285 info->insn_type = dis_nonbranch;
2286 info->target = 0;
2287 info->target2 = 0;
2288
2289 status = (*info->read_memory_func) (memaddr, buffer, 2, info);
2290 if (status != 0)
2291 {
2292 (*info->memory_error_func) (status, memaddr, info);
2293 return -1;
2294 }
2295
2296 length = 2;
2297
2298 if (info->endian == BFD_ENDIAN_BIG)
2299 insn = bfd_getb16 (buffer);
2300 else
2301 insn = bfd_getl16 (buffer);
2302
2303 if ((insn & 0xfc00) == 0x7c00)
2304 {
2305 /* This is a 48-bit microMIPS instruction. */
2306 higher = insn;
2307
2308 status = (*info->read_memory_func) (memaddr + 2, buffer, 2, info);
2309 if (status != 0)
2310 {
2311 infprintf (is, "micromips 0x%x", higher);
2312 (*info->memory_error_func) (status, memaddr + 2, info);
2313 return -1;
2314 }
2315 if (info->endian == BFD_ENDIAN_BIG)
2316 insn = bfd_getb16 (buffer);
2317 else
2318 insn = bfd_getl16 (buffer);
2319 higher = (higher << 16) | insn;
2320
2321 status = (*info->read_memory_func) (memaddr + 4, buffer, 2, info);
2322 if (status != 0)
2323 {
2324 infprintf (is, "micromips 0x%x", higher);
2325 (*info->memory_error_func) (status, memaddr + 4, info);
2326 return -1;
2327 }
2328 if (info->endian == BFD_ENDIAN_BIG)
2329 insn = bfd_getb16 (buffer);
2330 else
2331 insn = bfd_getl16 (buffer);
2332 infprintf (is, "0x%x%04x (48-bit insn)", higher, insn);
2333
2334 info->insn_type = dis_noninsn;
2335 return 6;
2336 }
2337 else if ((insn & 0x1c00) == 0x0000 || (insn & 0x1000) == 0x1000)
2338 {
2339 /* This is a 32-bit microMIPS instruction. */
2340 higher = insn;
2341
2342 status = (*info->read_memory_func) (memaddr + 2, buffer, 2, info);
2343 if (status != 0)
2344 {
2345 infprintf (is, "micromips 0x%x", higher);
2346 (*info->memory_error_func) (status, memaddr + 2, info);
2347 return -1;
2348 }
2349
2350 if (info->endian == BFD_ENDIAN_BIG)
2351 insn = bfd_getb16 (buffer);
2352 else
2353 insn = bfd_getl16 (buffer);
2354
2355 insn = insn | (higher << 16);
2356
2357 length += 2;
2358 }
2359
2360 /* FIXME: Should probably use a hash table on the major opcode here. */
2361
2362 #define GET_OP(insn, field) \
2363 (((insn) >> MICROMIPSOP_SH_##field) & MICROMIPSOP_MASK_##field)
2364 #define GET_OP_S(insn, field) \
2365 ((GET_OP (insn, field) ^ ((MICROMIPSOP_MASK_##field >> 1) + 1)) \
2366 - ((MICROMIPSOP_MASK_##field >> 1) + 1))
2367 opend = micromips_opcodes + bfd_micromips_num_opcodes;
2368 for (op = micromips_opcodes; op < opend; op++)
2369 {
2370 if (op->pinfo != INSN_MACRO
2371 && !(no_aliases && (op->pinfo2 & INSN2_ALIAS))
2372 && (insn & op->mask) == op->match
2373 && ((length == 2 && (op->mask & 0xffff0000) == 0)
2374 || (length == 4 && (op->mask & 0xffff0000) != 0)))
2375 {
2376 const char *s;
2377
2378 infprintf (is, "%s", op->name);
2379 if (op->args[0] != '\0')
2380 infprintf (is, "\t");
2381
2382 for (s = op->args; *s != '\0'; s++)
2383 {
2384 switch (*s)
2385 {
2386 case ',':
2387 case '(':
2388 case ')':
2389 infprintf (is, "%c", *s);
2390 break;
2391
2392 case '.':
2393 infprintf (is, "%d", GET_OP_S (insn, OFFSET10));
2394 break;
2395
2396 case '1':
2397 infprintf (is, "0x%x", GET_OP (insn, STYPE));
2398 break;
2399
2400 case '2':
2401 infprintf (is, "0x%x", GET_OP (insn, BP));
2402 break;
2403
2404 case '3':
2405 infprintf (is, "0x%x", GET_OP (insn, SA3));
2406 break;
2407
2408 case '4':
2409 infprintf (is, "0x%x", GET_OP (insn, SA4));
2410 break;
2411
2412 case '5':
2413 infprintf (is, "0x%x", GET_OP (insn, IMM8));
2414 break;
2415
2416 case '6':
2417 infprintf (is, "0x%x", GET_OP (insn, RS));
2418 break;
2419
2420 case '7':
2421 infprintf (is, "$ac%d", GET_OP (insn, DSPACC));
2422 break;
2423
2424 case '8':
2425 infprintf (is, "0x%x", GET_OP (insn, WRDSP));
2426 break;
2427
2428 case '0': /* DSP 6-bit signed immediate in bit 16. */
2429 delta = (GET_OP (insn, DSPSFT) ^ 0x20) - 0x20;
2430 infprintf (is, "%d", delta);
2431 break;
2432
2433 case '<':
2434 infprintf (is, "0x%x", GET_OP (insn, SHAMT));
2435 break;
2436
2437 case '\\':
2438 infprintf (is, "0x%x", GET_OP (insn, 3BITPOS));
2439 break;
2440
2441 case '^':
2442 infprintf (is, "0x%x", GET_OP (insn, RD));
2443 break;
2444
2445 case '|':
2446 infprintf (is, "0x%x", GET_OP (insn, TRAP));
2447 break;
2448
2449 case '~':
2450 infprintf (is, "%d", GET_OP_S (insn, OFFSET12));
2451 break;
2452
2453 case 'a':
2454 if (strcmp (op->name, "jalx") == 0)
2455 info->target = (((memaddr + 4) & ~(bfd_vma) 0x0fffffff)
2456 | (GET_OP (insn, TARGET) << 2));
2457 else
2458 info->target = (((memaddr + 4) & ~(bfd_vma) 0x07ffffff)
2459 | (GET_OP (insn, TARGET) << 1));
2460 /* For gdb disassembler, force odd address on jalx. */
2461 if (info->flavour == bfd_target_unknown_flavour
2462 && strcmp (op->name, "jalx") == 0)
2463 info->target |= 1;
2464 (*info->print_address_func) (info->target, info);
2465 break;
2466
2467 case 'b':
2468 case 'r':
2469 case 's':
2470 case 'v':
2471 infprintf (is, "%s", mips_gpr_names[GET_OP (insn, RS)]);
2472 break;
2473
2474 case 'c':
2475 infprintf (is, "0x%x", GET_OP (insn, CODE));
2476 break;
2477
2478 case 'd':
2479 infprintf (is, "%s", mips_gpr_names[GET_OP (insn, RD)]);
2480 break;
2481
2482 case 'h':
2483 infprintf (is, "0x%x", GET_OP (insn, PREFX));
2484 break;
2485
2486 case 'i':
2487 case 'u':
2488 infprintf (is, "0x%x", GET_OP (insn, IMMEDIATE));
2489 break;
2490
2491 case 'j': /* Same as i, but sign-extended. */
2492 case 'o':
2493 infprintf (is, "%d", GET_OP_S (insn, DELTA));
2494 break;
2495
2496 case 'k':
2497 infprintf (is, "0x%x", GET_OP (insn, CACHE));
2498 break;
2499
2500 case 'n':
2501 {
2502 int s_reg_encode;
2503
2504 immed = GET_OP (insn, RT);
2505 s_reg_encode = immed & 0xf;
2506 if (s_reg_encode != 0)
2507 {
2508 if (s_reg_encode == 1)
2509 infprintf (is, "%s", mips_gpr_names[16]);
2510 else if (s_reg_encode < 9)
2511 infprintf (is, "%s-%s",
2512 mips_gpr_names[16],
2513 mips_gpr_names[15 + s_reg_encode]);
2514 else if (s_reg_encode == 9)
2515 infprintf (is, "%s-%s,%s",
2516 mips_gpr_names[16],
2517 mips_gpr_names[23],
2518 mips_gpr_names[30]);
2519 else
2520 infprintf (is, "UNKNOWN");
2521 }
2522
2523 if (immed & 0x10) /* For ra. */
2524 {
2525 if (s_reg_encode == 0)
2526 infprintf (is, "%s", mips_gpr_names[31]);
2527 else
2528 infprintf (is, ",%s", mips_gpr_names[31]);
2529 }
2530 break;
2531 }
2532
2533 case 'p':
2534 /* Sign-extend the displacement. */
2535 delta = GET_OP_S (insn, DELTA);
2536 info->target = (delta << 1) + memaddr + length;
2537 (*info->print_address_func) (info->target, info);
2538 break;
2539
2540 case 'q':
2541 infprintf (is, "0x%x", GET_OP (insn, CODE2));
2542 break;
2543
2544 case 't':
2545 case 'w':
2546 infprintf (is, "%s", mips_gpr_names[GET_OP (insn, RT)]);
2547 break;
2548
2549 case 'y':
2550 infprintf (is, "%s", mips_gpr_names[GET_OP (insn, RS3)]);
2551 break;
2552
2553 case 'z':
2554 infprintf (is, "%s", mips_gpr_names[0]);
2555 break;
2556
2557 case '@': /* DSP 10-bit signed immediate in bit 16. */
2558 delta = (GET_OP (insn, IMM10) ^ 0x200) - 0x200;
2559 infprintf (is, "%d", delta);
2560 break;
2561
2562 case 'B':
2563 infprintf (is, "0x%x", GET_OP (insn, CODE10));
2564 break;
2565
2566 case 'C':
2567 infprintf (is, "0x%x", GET_OP (insn, COPZ));
2568 break;
2569
2570 case 'D':
2571 infprintf (is, "%s", mips_fpr_names[GET_OP (insn, FD)]);
2572 break;
2573
2574 case 'E':
2575 /* Coprocessor register for lwcN instructions, et al.
2576
2577 Note that there is no load/store cp0 instructions, and
2578 that FPU (cp1) instructions disassemble this field using
2579 'T' format. Therefore, until we gain understanding of
2580 cp2 register names, we can simply print the register
2581 numbers. */
2582 infprintf (is, "$%d", GET_OP (insn, RT));
2583 break;
2584
2585 case 'G':
2586 /* Coprocessor register for mtcN instructions, et al. Note
2587 that FPU (cp1) instructions disassemble this field using
2588 'S' format. Therefore, we only need to worry about cp0,
2589 cp2, and cp3.
2590 The microMIPS encoding does not have a coprocessor
2591 identifier field as such, so we must work out the
2592 coprocessor number by looking at the opcode. */
2593 switch (insn
2594 & ~((MICROMIPSOP_MASK_RT << MICROMIPSOP_SH_RT)
2595 | (MICROMIPSOP_MASK_RS << MICROMIPSOP_SH_RS)))
2596 {
2597 case 0x000000fc: /* mfc0 */
2598 case 0x000002fc: /* mtc0 */
2599 case 0x000004fc: /* mfgc0 */
2600 case 0x000006fc: /* mtgc0 */
2601 case 0x580000fc: /* dmfc0 */
2602 case 0x580002fc: /* dmtc0 */
2603 case 0x580000e7: /* dmfgc0 */
2604 case 0x580002e7: /* dmtgc0 */
2605 infprintf (is, "%s", mips_cp0_names[GET_OP (insn, RS)]);
2606 break;
2607 default:
2608 infprintf (is, "$%d", GET_OP (insn, RS));
2609 break;
2610 }
2611 break;
2612
2613 case 'H':
2614 infprintf (is, "%d", GET_OP (insn, SEL));
2615 break;
2616
2617 case 'K':
2618 infprintf (is, "%s", mips_hwr_names[GET_OP (insn, RS)]);
2619 break;
2620
2621 case 'M':
2622 infprintf (is, "$fcc%d", GET_OP (insn, CCC));
2623 break;
2624
2625 case 'N':
2626 infprintf (is,
2627 (op->pinfo & (FP_D | FP_S)) != 0
2628 ? "$fcc%d" : "$cc%d",
2629 GET_OP (insn, BCC));
2630 break;
2631
2632 case 'R':
2633 infprintf (is, "%s", mips_fpr_names[GET_OP (insn, FR)]);
2634 break;
2635
2636 case 'S':
2637 case 'V':
2638 infprintf (is, "%s", mips_fpr_names[GET_OP (insn, FS)]);
2639 break;
2640
2641 case 'T':
2642 infprintf (is, "%s", mips_fpr_names[GET_OP (insn, FT)]);
2643 break;
2644
2645 case '+':
2646 /* Extension character; switch for second char. */
2647 s++;
2648 switch (*s)
2649 {
2650 case 'A':
2651 lsb = GET_OP (insn, EXTLSB);
2652 infprintf (is, "0x%x", lsb);
2653 break;
2654
2655 case 'B':
2656 msb = GET_OP (insn, INSMSB);
2657 infprintf (is, "0x%x", msb - lsb + 1);
2658 break;
2659
2660 case 'C':
2661 case 'H':
2662 msbd = GET_OP (insn, EXTMSBD);
2663 infprintf (is, "0x%x", msbd + 1);
2664 break;
2665
2666 case 'D':
2667 {
2668 const struct mips_cp0sel_name *n;
2669 unsigned int cp0reg, sel;
2670
2671 cp0reg = GET_OP (insn, RS);
2672 sel = GET_OP (insn, SEL);
2673
2674 /* CP0 register including 'sel' code for mtcN
2675 (et al.), to be printed textually if known.
2676 If not known, print both CP0 register name and
2677 sel numerically since CP0 register with sel 0 may
2678 have a name unrelated to register being printed. */
2679 n = lookup_mips_cp0sel_name (mips_cp0sel_names,
2680 mips_cp0sel_names_len,
2681 cp0reg, sel);
2682 if (n != NULL)
2683 infprintf (is, "%s", n->name);
2684 else
2685 infprintf (is, "$%d,%d", cp0reg, sel);
2686 break;
2687 }
2688
2689 case 'E':
2690 lsb = GET_OP (insn, EXTLSB) + 32;
2691 infprintf (is, "0x%x", lsb);
2692 break;
2693
2694 case 'F':
2695 msb = GET_OP (insn, INSMSB) + 32;
2696 infprintf (is, "0x%x", msb - lsb + 1);
2697 break;
2698
2699 case 'G':
2700 msbd = GET_OP (insn, EXTMSBD) + 32;
2701 infprintf (is, "0x%x", msbd + 1);
2702 break;
2703
2704 case 'j': /* 9-bit signed offset in bit 0. */
2705 delta = GET_OP_S (insn, EVAOFFSET);
2706 infprintf (is, "%d", delta);
2707 break;
2708
2709 default:
2710 /* xgettext:c-format */
2711 infprintf (is,
2712 _("# internal disassembler error, "
2713 "unrecognized modifier (+%c)"),
2714 *s);
2715 abort ();
2716 }
2717 break;
2718
2719 case 'm':
2720 /* Extension character; switch for second char. */
2721 s++;
2722 switch (*s)
2723 {
2724 case 'a': /* global pointer. */
2725 infprintf (is, "%s", mips_gpr_names[28]);
2726 break;
2727
2728 case 'b':
2729 regno = micromips_to_32_reg_b_map[GET_OP (insn, MB)];
2730 infprintf (is, "%s", mips_gpr_names[regno]);
2731 break;
2732
2733 case 'c':
2734 regno = micromips_to_32_reg_c_map[GET_OP (insn, MC)];
2735 infprintf (is, "%s", mips_gpr_names[regno]);
2736 break;
2737
2738 case 'd':
2739 regno = micromips_to_32_reg_d_map[GET_OP (insn, MD)];
2740 infprintf (is, "%s", mips_gpr_names[regno]);
2741 break;
2742
2743 case 'e':
2744 regno = micromips_to_32_reg_e_map[GET_OP (insn, ME)];
2745 infprintf (is, "%s", mips_gpr_names[regno]);
2746 break;
2747
2748 case 'f':
2749 /* Save lastregno for "mt" to print out later. */
2750 lastregno = micromips_to_32_reg_f_map[GET_OP (insn, MF)];
2751 infprintf (is, "%s", mips_gpr_names[lastregno]);
2752 break;
2753
2754 case 'g':
2755 regno = micromips_to_32_reg_g_map[GET_OP (insn, MG)];
2756 infprintf (is, "%s", mips_gpr_names[regno]);
2757 break;
2758
2759 case 'h':
2760 regno = micromips_to_32_reg_h_map[GET_OP (insn, MH)];
2761 infprintf (is, "%s", mips_gpr_names[regno]);
2762 break;
2763
2764 case 'i':
2765 regno = micromips_to_32_reg_i_map[GET_OP (insn, MI)];
2766 infprintf (is, "%s", mips_gpr_names[regno]);
2767 break;
2768
2769 case 'j':
2770 infprintf (is, "%s", mips_gpr_names[GET_OP (insn, MJ)]);
2771 break;
2772
2773 case 'l':
2774 regno = micromips_to_32_reg_l_map[GET_OP (insn, ML)];
2775 infprintf (is, "%s", mips_gpr_names[regno]);
2776 break;
2777
2778 case 'm':
2779 regno = micromips_to_32_reg_m_map[GET_OP (insn, MM)];
2780 infprintf (is, "%s", mips_gpr_names[regno]);
2781 break;
2782
2783 case 'n':
2784 regno = micromips_to_32_reg_n_map[GET_OP (insn, MN)];
2785 infprintf (is, "%s", mips_gpr_names[regno]);
2786 break;
2787
2788 case 'p':
2789 /* Save lastregno for "mt" to print out later. */
2790 lastregno = GET_OP (insn, MP);
2791 infprintf (is, "%s", mips_gpr_names[lastregno]);
2792 break;
2793
2794 case 'q':
2795 regno = micromips_to_32_reg_q_map[GET_OP (insn, MQ)];
2796 infprintf (is, "%s", mips_gpr_names[regno]);
2797 break;
2798
2799 case 'r': /* program counter. */
2800 infprintf (is, "$pc");
2801 break;
2802
2803 case 's': /* stack pointer. */
2804 lastregno = 29;
2805 infprintf (is, "%s", mips_gpr_names[29]);
2806 break;
2807
2808 case 't':
2809 infprintf (is, "%s", mips_gpr_names[lastregno]);
2810 break;
2811
2812 case 'z': /* $0. */
2813 infprintf (is, "%s", mips_gpr_names[0]);
2814 break;
2815
2816 case 'A':
2817 /* Sign-extend the immediate. */
2818 immed = GET_OP_S (insn, IMMA) << 2;
2819 infprintf (is, "%d", immed);
2820 break;
2821
2822 case 'B':
2823 immed = micromips_imm_b_map[GET_OP (insn, IMMB)];
2824 infprintf (is, "%d", immed);
2825 break;
2826
2827 case 'C':
2828 immed = micromips_imm_c_map[GET_OP (insn, IMMC)];
2829 infprintf (is, "0x%x", immed);
2830 break;
2831
2832 case 'D':
2833 /* Sign-extend the displacement. */
2834 delta = GET_OP_S (insn, IMMD);
2835 info->target = (delta << 1) + memaddr + length;
2836 (*info->print_address_func) (info->target, info);
2837 break;
2838
2839 case 'E':
2840 /* Sign-extend the displacement. */
2841 delta = GET_OP_S (insn, IMME);
2842 info->target = (delta << 1) + memaddr + length;
2843 (*info->print_address_func) (info->target, info);
2844 break;
2845
2846 case 'F':
2847 immed = GET_OP (insn, IMMF);
2848 infprintf (is, "0x%x", immed);
2849 break;
2850
2851 case 'G':
2852 immed = (insn >> MICROMIPSOP_SH_IMMG) + 1;
2853 immed = (immed & MICROMIPSOP_MASK_IMMG) - 1;
2854 infprintf (is, "%d", immed);
2855 break;
2856
2857 case 'H':
2858 immed = GET_OP (insn, IMMH) << 1;
2859 infprintf (is, "%d", immed);
2860 break;
2861
2862 case 'I':
2863 immed = (insn >> MICROMIPSOP_SH_IMMI) + 1;
2864 immed = (immed & MICROMIPSOP_MASK_IMMI) - 1;
2865 infprintf (is, "%d", immed);
2866 break;
2867
2868 case 'J':
2869 immed = GET_OP (insn, IMMJ) << 2;
2870 infprintf (is, "%d", immed);
2871 break;
2872
2873 case 'L':
2874 immed = GET_OP (insn, IMML);
2875 infprintf (is, "%d", immed);
2876 break;
2877
2878 case 'M':
2879 immed = (insn >> MICROMIPSOP_SH_IMMM) - 1;
2880 immed = (immed & MICROMIPSOP_MASK_IMMM) + 1;
2881 infprintf (is, "%d", immed);
2882 break;
2883
2884 case 'N':
2885 immed = GET_OP (insn, IMMN);
2886 if (immed == 0)
2887 infprintf (is, "%s,%s",
2888 mips_gpr_names[16],
2889 mips_gpr_names[31]);
2890 else
2891 infprintf (is, "%s-%s,%s",
2892 mips_gpr_names[16],
2893 mips_gpr_names[16 + immed],
2894 mips_gpr_names[31]);
2895 break;
2896
2897 case 'O':
2898 immed = GET_OP (insn, IMMO);
2899 infprintf (is, "0x%x", immed);
2900 break;
2901
2902 case 'P':
2903 immed = GET_OP (insn, IMMP) << 2;
2904 infprintf (is, "%d", immed);
2905 break;
2906
2907 case 'Q':
2908 /* Sign-extend the immediate. */
2909 immed = GET_OP_S (insn, IMMQ) << 2;
2910 infprintf (is, "%d", immed);
2911 break;
2912
2913 case 'U':
2914 immed = GET_OP (insn, IMMU) << 2;
2915 infprintf (is, "%d", immed);
2916 break;
2917
2918 case 'W':
2919 immed = GET_OP (insn, IMMW) << 2;
2920 infprintf (is, "%d", immed);
2921 break;
2922
2923 case 'X':
2924 /* Sign-extend the immediate. */
2925 immed = GET_OP_S (insn, IMMX);
2926 infprintf (is, "%d", immed);
2927 break;
2928
2929 case 'Y':
2930 /* Sign-extend the immediate. */
2931 immed = GET_OP_S (insn, IMMY) << 2;
2932 if ((unsigned int) (immed + 8) < 16)
2933 immed ^= 0x400;
2934 infprintf (is, "%d", immed);
2935 break;
2936
2937 default:
2938 /* xgettext:c-format */
2939 infprintf (is,
2940 _("# internal disassembler error, "
2941 "unrecognized modifier (m%c)"),
2942 *s);
2943 abort ();
2944 }
2945 break;
2946
2947 default:
2948 /* xgettext:c-format */
2949 infprintf (is,
2950 _("# internal disassembler error, "
2951 "unrecognized modifier (%c)"),
2952 *s);
2953 abort ();
2954 }
2955 }
2956
2957 /* Figure out instruction type and branch delay information. */
2958 if ((op->pinfo
2959 & (INSN_UNCOND_BRANCH_DELAY | INSN_COND_BRANCH_DELAY)) != 0)
2960 info->branch_delay_insns = 1;
2961 if (((op->pinfo & INSN_UNCOND_BRANCH_DELAY)
2962 | (op->pinfo2 & INSN2_UNCOND_BRANCH)) != 0)
2963 {
2964 if ((op->pinfo & (INSN_WRITE_GPR_31 | INSN_WRITE_GPR_T)) != 0)
2965 info->insn_type = dis_jsr;
2966 else
2967 info->insn_type = dis_branch;
2968 }
2969 else if (((op->pinfo & INSN_COND_BRANCH_DELAY)
2970 | (op->pinfo2 & INSN2_COND_BRANCH)) != 0)
2971 {
2972 if ((op->pinfo & INSN_WRITE_GPR_31) != 0)
2973 info->insn_type = dis_condjsr;
2974 else
2975 info->insn_type = dis_condbranch;
2976 }
2977 else if ((op->pinfo
2978 & (INSN_STORE_MEMORY | INSN_LOAD_MEMORY_DELAY)) != 0)
2979 info->insn_type = dis_dref;
2980
2981 return length;
2982 }
2983 }
2984 #undef GET_OP_S
2985 #undef GET_OP
2986
2987 infprintf (is, "0x%x", insn);
2988 info->insn_type = dis_noninsn;
2989
2990 return length;
2991 }
2992
2993 /* Return 1 if a symbol associated with the location being disassembled
2994 indicates a compressed (MIPS16 or microMIPS) mode. We iterate over
2995 all the symbols at the address being considered assuming if at least
2996 one of them indicates code compression, then such code has been
2997 genuinely produced here (other symbols could have been derived from
2998 function symbols defined elsewhere or could define data). Otherwise,
2999 return 0. */
3000
3001 static bfd_boolean
3002 is_compressed_mode_p (struct disassemble_info *info)
3003 {
3004 int i;
3005 int l;
3006
3007 for (i = info->symtab_pos, l = i + info->num_symbols; i < l; i++)
3008 if (((info->symtab[i])->flags & BSF_SYNTHETIC) != 0
3009 && ((!micromips_ase
3010 && ELF_ST_IS_MIPS16 ((*info->symbols)->udata.i))
3011 || (micromips_ase
3012 && ELF_ST_IS_MICROMIPS ((*info->symbols)->udata.i))))
3013 return 1;
3014 else if (bfd_asymbol_flavour (info->symtab[i]) == bfd_target_elf_flavour
3015 && info->symtab[i]->section == info->section)
3016 {
3017 elf_symbol_type *symbol = (elf_symbol_type *) info->symtab[i];
3018 if ((!micromips_ase
3019 && ELF_ST_IS_MIPS16 (symbol->internal_elf_sym.st_other))
3020 || (micromips_ase
3021 && ELF_ST_IS_MICROMIPS (symbol->internal_elf_sym.st_other)))
3022 return 1;
3023 }
3024
3025 return 0;
3026 }
3027
3028 /* In an environment where we do not know the symbol type of the
3029 instruction we are forced to assume that the low order bit of the
3030 instructions' address may mark it as a mips16 instruction. If we
3031 are single stepping, or the pc is within the disassembled function,
3032 this works. Otherwise, we need a clue. Sometimes. */
3033
3034 static int
3035 _print_insn_mips (bfd_vma memaddr,
3036 struct disassemble_info *info,
3037 enum bfd_endian endianness)
3038 {
3039 int (*print_insn_compr) (bfd_vma, struct disassemble_info *);
3040 bfd_byte buffer[INSNLEN];
3041 int status;
3042
3043 set_default_mips_dis_options (info);
3044 parse_mips_dis_options (info->disassembler_options);
3045
3046 if (info->mach == bfd_mach_mips16)
3047 return print_insn_mips16 (memaddr, info);
3048 if (info->mach == bfd_mach_mips_micromips)
3049 return print_insn_micromips (memaddr, info);
3050
3051 print_insn_compr = !micromips_ase ? print_insn_mips16 : print_insn_micromips;
3052
3053 #if 1
3054 /* FIXME: If odd address, this is CLEARLY a compressed instruction. */
3055 /* Only a few tools will work this way. */
3056 if (memaddr & 0x01)
3057 return print_insn_compr (memaddr, info);
3058 #endif
3059
3060 #if SYMTAB_AVAILABLE
3061 if (is_compressed_mode_p (info))
3062 return print_insn_compr (memaddr, info);
3063 #endif
3064
3065 status = (*info->read_memory_func) (memaddr, buffer, INSNLEN, info);
3066 if (status == 0)
3067 {
3068 int insn;
3069
3070 if (endianness == BFD_ENDIAN_BIG)
3071 insn = bfd_getb32 (buffer);
3072 else
3073 insn = bfd_getl32 (buffer);
3074
3075 return print_insn_mips (memaddr, insn, info);
3076 }
3077 else
3078 {
3079 (*info->memory_error_func) (status, memaddr, info);
3080 return -1;
3081 }
3082 }
3083
3084 int
3085 print_insn_big_mips (bfd_vma memaddr, struct disassemble_info *info)
3086 {
3087 return _print_insn_mips (memaddr, info, BFD_ENDIAN_BIG);
3088 }
3089
3090 int
3091 print_insn_little_mips (bfd_vma memaddr, struct disassemble_info *info)
3092 {
3093 return _print_insn_mips (memaddr, info, BFD_ENDIAN_LITTLE);
3094 }
3095 \f
3096 void
3097 print_mips_disassembler_options (FILE *stream)
3098 {
3099 unsigned int i;
3100
3101 fprintf (stream, _("\n\
3102 The following MIPS specific disassembler options are supported for use\n\
3103 with the -M switch (multiple options should be separated by commas):\n"));
3104
3105 fprintf (stream, _("\n\
3106 virt Recognize the virtualization ASE instructions.\n"));
3107
3108 fprintf (stream, _("\n\
3109 gpr-names=ABI Print GPR names according to specified ABI.\n\
3110 Default: based on binary being disassembled.\n"));
3111
3112 fprintf (stream, _("\n\
3113 fpr-names=ABI Print FPR names according to specified ABI.\n\
3114 Default: numeric.\n"));
3115
3116 fprintf (stream, _("\n\
3117 cp0-names=ARCH Print CP0 register names according to\n\
3118 specified architecture.\n\
3119 Default: based on binary being disassembled.\n"));
3120
3121 fprintf (stream, _("\n\
3122 hwr-names=ARCH Print HWR names according to specified \n\
3123 architecture.\n\
3124 Default: based on binary being disassembled.\n"));
3125
3126 fprintf (stream, _("\n\
3127 reg-names=ABI Print GPR and FPR names according to\n\
3128 specified ABI.\n"));
3129
3130 fprintf (stream, _("\n\
3131 reg-names=ARCH Print CP0 register and HWR names according to\n\
3132 specified architecture.\n"));
3133
3134 fprintf (stream, _("\n\
3135 For the options above, the following values are supported for \"ABI\":\n\
3136 "));
3137 for (i = 0; i < ARRAY_SIZE (mips_abi_choices); i++)
3138 fprintf (stream, " %s", mips_abi_choices[i].name);
3139 fprintf (stream, _("\n"));
3140
3141 fprintf (stream, _("\n\
3142 For the options above, The following values are supported for \"ARCH\":\n\
3143 "));
3144 for (i = 0; i < ARRAY_SIZE (mips_arch_choices); i++)
3145 if (*mips_arch_choices[i].name != '\0')
3146 fprintf (stream, " %s", mips_arch_choices[i].name);
3147 fprintf (stream, _("\n"));
3148
3149 fprintf (stream, _("\n"));
3150 }
GDB Binutils - Deliverables
This page took 0.148002 seconds and 4 git commands to generate.