1 /* mips-opc.c -- MIPS opcode list.
2 Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002
3 2003, 2004, 2005 Free Software Foundation, Inc.
4 Contributed by Ralph Campbell and OSF
5 Commented and modified by Ian Lance Taylor, Cygnus Support
6 Extended for MIPS32 support by Anders Norlander, and by SiByte, Inc.
7 MIPS-3D, MDMX, and MIPS32 Release 2 support added by Broadcom
10 This file is part of GDB, GAS, and the GNU binutils.
12 GDB, GAS, and the GNU binutils are free software; you can redistribute
13 them and/or modify them under the terms of the GNU General Public
14 License as published by the Free Software Foundation; either version
15 1, or (at your option) any later version.
17 GDB, GAS, and the GNU binutils are distributed in the hope that they
18 will be useful, but WITHOUT ANY WARRANTY; without even the implied
19 warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
20 the GNU General Public License for more details.
22 You should have received a copy of the GNU General Public License
23 along with this file; see the file COPYING. If not, write to the Free
24 Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
28 #include "opcode/mips.h"
30 /* Short hand so the lines aren't too long. */
32 #define LDD INSN_LOAD_MEMORY_DELAY
33 #define LCD INSN_LOAD_COPROC_DELAY
34 #define UBD INSN_UNCOND_BRANCH_DELAY
35 #define CBD INSN_COND_BRANCH_DELAY
36 #define COD INSN_COPROC_MOVE_DELAY
37 #define CLD INSN_COPROC_MEMORY_DELAY
38 #define CBL INSN_COND_BRANCH_LIKELY
39 #define TRAP INSN_TRAP
40 #define SM INSN_STORE_MEMORY
42 #define WR_d INSN_WRITE_GPR_D
43 #define WR_t INSN_WRITE_GPR_T
44 #define WR_31 INSN_WRITE_GPR_31
45 #define WR_D INSN_WRITE_FPR_D
46 #define WR_T INSN_WRITE_FPR_T
47 #define WR_S INSN_WRITE_FPR_S
48 #define RD_s INSN_READ_GPR_S
49 #define RD_b INSN_READ_GPR_S
50 #define RD_t INSN_READ_GPR_T
51 #define RD_S INSN_READ_FPR_S
52 #define RD_T INSN_READ_FPR_T
53 #define RD_R INSN_READ_FPR_R
54 #define WR_CC INSN_WRITE_COND_CODE
55 #define RD_CC INSN_READ_COND_CODE
56 #define RD_C0 INSN_COP
57 #define RD_C1 INSN_COP
58 #define RD_C2 INSN_COP
59 #define RD_C3 INSN_COP
60 #define WR_C0 INSN_COP
61 #define WR_C1 INSN_COP
62 #define WR_C2 INSN_COP
63 #define WR_C3 INSN_COP
65 #define WR_HI INSN_WRITE_HI
66 #define RD_HI INSN_READ_HI
67 #define MOD_HI WR_HI|RD_HI
69 #define WR_LO INSN_WRITE_LO
70 #define RD_LO INSN_READ_LO
71 #define MOD_LO WR_LO|RD_LO
73 #define WR_HILO WR_HI|WR_LO
74 #define RD_HILO RD_HI|RD_LO
75 #define MOD_HILO WR_HILO|RD_HILO
77 #define IS_M INSN_MULT
79 #define WR_MACC INSN2_WRITE_MDMX_ACC
80 #define RD_MACC INSN2_READ_MDMX_ACC
87 #define I32 INSN_ISA32
88 #define I64 INSN_ISA64
89 #define I33 INSN_ISA32R2
90 #define I65 INSN_ISA64R2
92 /* MIPS16 ASE support. */
93 #define I16 INSN_MIPS16
95 /* MIPS64 MIPS-3D ASE support. */
96 #define M3D INSN_MIPS3D
98 /* MIPS32 SmartMIPS ASE support. */
99 #define SMT INSN_SMARTMIPS
101 /* MIPS64 MDMX ASE support. */
106 #define V1 (INSN_4100 | INSN_4111 | INSN_4120)
108 #define M1 INSN_10000
110 #define N411 INSN_4111
111 #define N412 INSN_4120
112 #define N5 (INSN_5400 | INSN_5500)
113 #define N54 INSN_5400
114 #define N55 INSN_5500
125 /* MIPS DSP ASE support.
127 1. MIPS DSP ASE includes 4 accumulators ($ac0 - $ac3). $ac0 is the pair
128 of original HI and LO. $ac1, $ac2 and $ac3 are new registers, and have
129 the same structure as $ac0 (HI + LO). For DSP instructions that write or
130 read accumulators (that may be $ac0), we add WR_a (WR_HILO) or RD_a
131 (RD_HILO) attributes, such that HILO dependencies are maintained
134 2. For some mul. instructions that use integer registers as destinations
135 but destroy HI+LO as side-effect, we add WR_HILO to their attributes.
137 3. MIPS DSP ASE includes a new DSP control register, which has 6 fields
138 (ccond, outflag, EFI, c, scount, pos). Many DSP instructions read or write
139 certain fields of the DSP control register. For simplicity, we decide not
140 to track dependencies of these fields.
141 However, "bposge32" is a branch instruction that depends on the "pos"
142 field. In order to make sure that GAS does not reorder DSP instructions
143 that writes the "pos" field and "bposge32", we add DSP_VOLA (INSN_TRAP)
144 attribute to those instructions that write the "pos" field. */
146 #define WR_a WR_HILO /* Write dsp accumulators (reuse WR_HILO) */
147 #define RD_a RD_HILO /* Read dsp accumulators (reuse RD_HILO) */
148 #define MOD_a WR_a|RD_a
149 #define DSP_VOLA INSN_TRAP
151 #define D33 INSN_DSPR2
152 #define D64 INSN_DSP64
154 /* MIPS MT ASE support. */
157 /* The order of overloaded instructions matters. Label arguments and
158 register arguments look the same. Instructions that can have either
159 for arguments must apear in the correct order in this table for the
160 assembler to pick the right one. In other words, entries with
161 immediate operands must apear after the same instruction with
164 Because of the lookup algorithm used, entries with the same opcode
165 name must be contiguous.
167 Many instructions are short hand for other instructions (i.e., The
168 jal <register> instruction is short for jalr <register>). */
170 const struct mips_opcode mips_builtin_opcodes
[] =
172 /* These instructions appear first so that the disassembler will find
173 them first. The assemblers uses a hash table based on the
174 instruction name anyhow. */
175 /* name, args, match, mask, pinfo, pinfo2, membership */
176 {"pref", "k,o(b)", 0xcc000000, 0xfc000000, RD_b
, 0, I4
|I32
|G3
},
177 {"prefx", "h,t(b)", 0x4c00000f, 0xfc0007ff, RD_b
|RD_t
, 0, I4
|I33
},
178 {"nop", "", 0x00000000, 0xffffffff, 0, INSN2_ALIAS
, I1
}, /* sll */
179 {"ssnop", "", 0x00000040, 0xffffffff, 0, INSN2_ALIAS
, I32
|N55
}, /* sll */
180 {"ehb", "", 0x000000c0, 0xffffffff, 0, INSN2_ALIAS
, I33
}, /* sll */
181 {"li", "t,j", 0x24000000, 0xffe00000, WR_t
, INSN2_ALIAS
, I1
}, /* addiu */
182 {"li", "t,i", 0x34000000, 0xffe00000, WR_t
, INSN2_ALIAS
, I1
}, /* ori */
183 {"li", "t,I", 0, (int) M_LI
, INSN_MACRO
, 0, I1
},
184 {"move", "d,s", 0, (int) M_MOVE
, INSN_MACRO
, 0, I1
},
185 {"move", "d,s", 0x0000002d, 0xfc1f07ff, WR_d
|RD_s
, INSN2_ALIAS
, I3
},/* daddu */
186 {"move", "d,s", 0x00000021, 0xfc1f07ff, WR_d
|RD_s
, INSN2_ALIAS
, I1
},/* addu */
187 {"move", "d,s", 0x00000025, 0xfc1f07ff, WR_d
|RD_s
, INSN2_ALIAS
, I1
},/* or */
188 {"b", "p", 0x10000000, 0xffff0000, UBD
, INSN2_ALIAS
, I1
},/* beq 0,0 */
189 {"b", "p", 0x04010000, 0xffff0000, UBD
, INSN2_ALIAS
, I1
},/* bgez 0 */
190 {"bal", "p", 0x04110000, 0xffff0000, UBD
|WR_31
, INSN2_ALIAS
, I1
},/* bgezal 0*/
192 {"abs", "d,v", 0, (int) M_ABS
, INSN_MACRO
, 0, I1
},
193 {"abs.s", "D,V", 0x46000005, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I1
},
194 {"abs.d", "D,V", 0x46200005, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I1
},
195 {"abs.ps", "D,V", 0x46c00005, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I5
|I33
},
196 {"add", "d,v,t", 0x00000020, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
197 {"add", "t,r,I", 0, (int) M_ADD_I
, INSN_MACRO
, 0, I1
},
198 {"add.s", "D,V,T", 0x46000000, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
, 0, I1
},
199 {"add.d", "D,V,T", 0x46200000, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I1
},
200 {"add.ob", "X,Y,Q", 0x7800000b, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
201 {"add.ob", "D,S,T", 0x4ac0000b, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
202 {"add.ob", "D,S,T[e]", 0x4800000b, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
203 {"add.ob", "D,S,k", 0x4bc0000b, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
204 {"add.ps", "D,V,T", 0x46c00000, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I5
|I33
},
205 {"add.qh", "X,Y,Q", 0x7820000b, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
206 {"adda.ob", "Y,Q", 0x78000037, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
207 {"adda.qh", "Y,Q", 0x78200037, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
208 {"addi", "t,r,j", 0x20000000, 0xfc000000, WR_t
|RD_s
, 0, I1
},
209 {"addiu", "t,r,j", 0x24000000, 0xfc000000, WR_t
|RD_s
, 0, I1
},
210 {"addl.ob", "Y,Q", 0x78000437, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
211 {"addl.qh", "Y,Q", 0x78200437, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
212 {"addr.ps", "D,S,T", 0x46c00018, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, M3D
},
213 {"addu", "d,v,t", 0x00000021, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
214 {"addu", "t,r,I", 0, (int) M_ADDU_I
, INSN_MACRO
, 0, I1
},
215 {"alni.ob", "X,Y,Z,O", 0x78000018, 0xff00003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
216 {"alni.ob", "D,S,T,%", 0x48000018, 0xff00003f, WR_D
|RD_S
|RD_T
, 0, N54
},
217 {"alni.qh", "X,Y,Z,O", 0x7800001a, 0xff00003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
218 {"alnv.ps", "D,V,T,s", 0x4c00001e, 0xfc00003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I5
|I33
},
219 {"alnv.ob", "X,Y,Z,s", 0x78000019, 0xfc00003f, WR_D
|RD_S
|RD_T
|RD_s
|FP_D
, 0, MX
|SB1
},
220 {"alnv.qh", "X,Y,Z,s", 0x7800001b, 0xfc00003f, WR_D
|RD_S
|RD_T
|RD_s
|FP_D
, 0, MX
},
221 {"and", "d,v,t", 0x00000024, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
222 {"and", "t,r,I", 0, (int) M_AND_I
, INSN_MACRO
, 0, I1
},
223 {"and.ob", "X,Y,Q", 0x7800000c, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
224 {"and.ob", "D,S,T", 0x4ac0000c, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
225 {"and.ob", "D,S,T[e]", 0x4800000c, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
226 {"and.ob", "D,S,k", 0x4bc0000c, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
227 {"and.qh", "X,Y,Q", 0x7820000c, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
228 {"andi", "t,r,i", 0x30000000, 0xfc000000, WR_t
|RD_s
, 0, I1
},
229 /* b is at the top of the table. */
230 /* bal is at the top of the table. */
231 /* bc0[tf]l? are at the bottom of the table. */
232 {"bc1any2f", "N,p", 0x45200000, 0xffe30000, CBD
|RD_CC
|FP_S
, 0, M3D
},
233 {"bc1any2t", "N,p", 0x45210000, 0xffe30000, CBD
|RD_CC
|FP_S
, 0, M3D
},
234 {"bc1any4f", "N,p", 0x45400000, 0xffe30000, CBD
|RD_CC
|FP_S
, 0, M3D
},
235 {"bc1any4t", "N,p", 0x45410000, 0xffe30000, CBD
|RD_CC
|FP_S
, 0, M3D
},
236 {"bc1f", "p", 0x45000000, 0xffff0000, CBD
|RD_CC
|FP_S
, 0, I1
},
237 {"bc1f", "N,p", 0x45000000, 0xffe30000, CBD
|RD_CC
|FP_S
, 0, I4
|I32
},
238 {"bc1fl", "p", 0x45020000, 0xffff0000, CBL
|RD_CC
|FP_S
, 0, I2
|T3
},
239 {"bc1fl", "N,p", 0x45020000, 0xffe30000, CBL
|RD_CC
|FP_S
, 0, I4
|I32
},
240 {"bc1t", "p", 0x45010000, 0xffff0000, CBD
|RD_CC
|FP_S
, 0, I1
},
241 {"bc1t", "N,p", 0x45010000, 0xffe30000, CBD
|RD_CC
|FP_S
, 0, I4
|I32
},
242 {"bc1tl", "p", 0x45030000, 0xffff0000, CBL
|RD_CC
|FP_S
, 0, I2
|T3
},
243 {"bc1tl", "N,p", 0x45030000, 0xffe30000, CBL
|RD_CC
|FP_S
, 0, I4
|I32
},
244 /* bc2* are at the bottom of the table. */
245 /* bc3* are at the bottom of the table. */
246 {"beqz", "s,p", 0x10000000, 0xfc1f0000, CBD
|RD_s
, 0, I1
},
247 {"beqzl", "s,p", 0x50000000, 0xfc1f0000, CBL
|RD_s
, 0, I2
|T3
},
248 {"beq", "s,t,p", 0x10000000, 0xfc000000, CBD
|RD_s
|RD_t
, 0, I1
},
249 {"beq", "s,I,p", 0, (int) M_BEQ_I
, INSN_MACRO
, 0, I1
},
250 {"beql", "s,t,p", 0x50000000, 0xfc000000, CBL
|RD_s
|RD_t
, 0, I2
|T3
},
251 {"beql", "s,I,p", 0, (int) M_BEQL_I
, INSN_MACRO
, 0, I2
|T3
},
252 {"bge", "s,t,p", 0, (int) M_BGE
, INSN_MACRO
, 0, I1
},
253 {"bge", "s,I,p", 0, (int) M_BGE_I
, INSN_MACRO
, 0, I1
},
254 {"bgel", "s,t,p", 0, (int) M_BGEL
, INSN_MACRO
, 0, I2
|T3
},
255 {"bgel", "s,I,p", 0, (int) M_BGEL_I
, INSN_MACRO
, 0, I2
|T3
},
256 {"bgeu", "s,t,p", 0, (int) M_BGEU
, INSN_MACRO
, 0, I1
},
257 {"bgeu", "s,I,p", 0, (int) M_BGEU_I
, INSN_MACRO
, 0, I1
},
258 {"bgeul", "s,t,p", 0, (int) M_BGEUL
, INSN_MACRO
, 0, I2
|T3
},
259 {"bgeul", "s,I,p", 0, (int) M_BGEUL_I
, INSN_MACRO
, 0, I2
|T3
},
260 {"bgez", "s,p", 0x04010000, 0xfc1f0000, CBD
|RD_s
, 0, I1
},
261 {"bgezl", "s,p", 0x04030000, 0xfc1f0000, CBL
|RD_s
, 0, I2
|T3
},
262 {"bgezal", "s,p", 0x04110000, 0xfc1f0000, CBD
|RD_s
|WR_31
, 0, I1
},
263 {"bgezall", "s,p", 0x04130000, 0xfc1f0000, CBL
|RD_s
|WR_31
, 0, I2
|T3
},
264 {"bgt", "s,t,p", 0, (int) M_BGT
, INSN_MACRO
, 0, I1
},
265 {"bgt", "s,I,p", 0, (int) M_BGT_I
, INSN_MACRO
, 0, I1
},
266 {"bgtl", "s,t,p", 0, (int) M_BGTL
, INSN_MACRO
, 0, I2
|T3
},
267 {"bgtl", "s,I,p", 0, (int) M_BGTL_I
, INSN_MACRO
, 0, I2
|T3
},
268 {"bgtu", "s,t,p", 0, (int) M_BGTU
, INSN_MACRO
, 0, I1
},
269 {"bgtu", "s,I,p", 0, (int) M_BGTU_I
, INSN_MACRO
, 0, I1
},
270 {"bgtul", "s,t,p", 0, (int) M_BGTUL
, INSN_MACRO
, 0, I2
|T3
},
271 {"bgtul", "s,I,p", 0, (int) M_BGTUL_I
, INSN_MACRO
, 0, I2
|T3
},
272 {"bgtz", "s,p", 0x1c000000, 0xfc1f0000, CBD
|RD_s
, 0, I1
},
273 {"bgtzl", "s,p", 0x5c000000, 0xfc1f0000, CBL
|RD_s
, 0, I2
|T3
},
274 {"ble", "s,t,p", 0, (int) M_BLE
, INSN_MACRO
, 0, I1
},
275 {"ble", "s,I,p", 0, (int) M_BLE_I
, INSN_MACRO
, 0, I1
},
276 {"blel", "s,t,p", 0, (int) M_BLEL
, INSN_MACRO
, 0, I2
|T3
},
277 {"blel", "s,I,p", 0, (int) M_BLEL_I
, INSN_MACRO
, 0, I2
|T3
},
278 {"bleu", "s,t,p", 0, (int) M_BLEU
, INSN_MACRO
, 0, I1
},
279 {"bleu", "s,I,p", 0, (int) M_BLEU_I
, INSN_MACRO
, 0, I1
},
280 {"bleul", "s,t,p", 0, (int) M_BLEUL
, INSN_MACRO
, 0, I2
|T3
},
281 {"bleul", "s,I,p", 0, (int) M_BLEUL_I
, INSN_MACRO
, 0, I2
|T3
},
282 {"blez", "s,p", 0x18000000, 0xfc1f0000, CBD
|RD_s
, 0, I1
},
283 {"blezl", "s,p", 0x58000000, 0xfc1f0000, CBL
|RD_s
, 0, I2
|T3
},
284 {"blt", "s,t,p", 0, (int) M_BLT
, INSN_MACRO
, 0, I1
},
285 {"blt", "s,I,p", 0, (int) M_BLT_I
, INSN_MACRO
, 0, I1
},
286 {"bltl", "s,t,p", 0, (int) M_BLTL
, INSN_MACRO
, 0, I2
|T3
},
287 {"bltl", "s,I,p", 0, (int) M_BLTL_I
, INSN_MACRO
, 0, I2
|T3
},
288 {"bltu", "s,t,p", 0, (int) M_BLTU
, INSN_MACRO
, 0, I1
},
289 {"bltu", "s,I,p", 0, (int) M_BLTU_I
, INSN_MACRO
, 0, I1
},
290 {"bltul", "s,t,p", 0, (int) M_BLTUL
, INSN_MACRO
, 0, I2
|T3
},
291 {"bltul", "s,I,p", 0, (int) M_BLTUL_I
, INSN_MACRO
, 0, I2
|T3
},
292 {"bltz", "s,p", 0x04000000, 0xfc1f0000, CBD
|RD_s
, 0, I1
},
293 {"bltzl", "s,p", 0x04020000, 0xfc1f0000, CBL
|RD_s
, 0, I2
|T3
},
294 {"bltzal", "s,p", 0x04100000, 0xfc1f0000, CBD
|RD_s
|WR_31
, 0, I1
},
295 {"bltzall", "s,p", 0x04120000, 0xfc1f0000, CBL
|RD_s
|WR_31
, 0, I2
|T3
},
296 {"bnez", "s,p", 0x14000000, 0xfc1f0000, CBD
|RD_s
, 0, I1
},
297 {"bnezl", "s,p", 0x54000000, 0xfc1f0000, CBL
|RD_s
, 0, I2
|T3
},
298 {"bne", "s,t,p", 0x14000000, 0xfc000000, CBD
|RD_s
|RD_t
, 0, I1
},
299 {"bne", "s,I,p", 0, (int) M_BNE_I
, INSN_MACRO
, 0, I1
},
300 {"bnel", "s,t,p", 0x54000000, 0xfc000000, CBL
|RD_s
|RD_t
, 0, I2
|T3
},
301 {"bnel", "s,I,p", 0, (int) M_BNEL_I
, INSN_MACRO
, 0, I2
|T3
},
302 {"break", "", 0x0000000d, 0xffffffff, TRAP
, 0, I1
},
303 {"break", "c", 0x0000000d, 0xfc00ffff, TRAP
, 0, I1
},
304 {"break", "c,q", 0x0000000d, 0xfc00003f, TRAP
, 0, I1
},
305 {"c.f.d", "S,T", 0x46200030, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
306 {"c.f.d", "M,S,T", 0x46200030, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
307 {"c.f.s", "S,T", 0x46000030, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
308 {"c.f.s", "M,S,T", 0x46000030, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
309 {"c.f.ps", "S,T", 0x46c00030, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
310 {"c.f.ps", "M,S,T", 0x46c00030, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
311 {"c.un.d", "S,T", 0x46200031, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
312 {"c.un.d", "M,S,T", 0x46200031, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
313 {"c.un.s", "S,T", 0x46000031, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
314 {"c.un.s", "M,S,T", 0x46000031, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
315 {"c.un.ps", "S,T", 0x46c00031, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
316 {"c.un.ps", "M,S,T", 0x46c00031, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
317 {"c.eq.d", "S,T", 0x46200032, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
318 {"c.eq.d", "M,S,T", 0x46200032, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
319 {"c.eq.s", "S,T", 0x46000032, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
320 {"c.eq.s", "M,S,T", 0x46000032, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
321 {"c.eq.ob", "Y,Q", 0x78000001, 0xfc2007ff, WR_CC
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
322 {"c.eq.ob", "S,T", 0x4ac00001, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
323 {"c.eq.ob", "S,T[e]", 0x48000001, 0xfe2007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
324 {"c.eq.ob", "S,k", 0x4bc00001, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
325 {"c.eq.ps", "S,T", 0x46c00032, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
326 {"c.eq.ps", "M,S,T", 0x46c00032, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
327 {"c.eq.qh", "Y,Q", 0x78200001, 0xfc2007ff, WR_CC
|RD_S
|RD_T
|FP_D
, 0, MX
},
328 {"c.ueq.d", "S,T", 0x46200033, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
329 {"c.ueq.d", "M,S,T", 0x46200033, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
330 {"c.ueq.s", "S,T", 0x46000033, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
331 {"c.ueq.s", "M,S,T", 0x46000033, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
332 {"c.ueq.ps","S,T", 0x46c00033, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
333 {"c.ueq.ps","M,S,T", 0x46c00033, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
334 {"c.olt.d", "S,T", 0x46200034, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
335 {"c.olt.d", "M,S,T", 0x46200034, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
336 {"c.olt.s", "S,T", 0x46000034, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
337 {"c.olt.s", "M,S,T", 0x46000034, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
338 {"c.olt.ps","S,T", 0x46c00034, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
339 {"c.olt.ps","M,S,T", 0x46c00034, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
340 {"c.ult.d", "S,T", 0x46200035, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
341 {"c.ult.d", "M,S,T", 0x46200035, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
342 {"c.ult.s", "S,T", 0x46000035, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
343 {"c.ult.s", "M,S,T", 0x46000035, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
344 {"c.ult.ps","S,T", 0x46c00035, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
345 {"c.ult.ps","M,S,T", 0x46c00035, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
346 {"c.ole.d", "S,T", 0x46200036, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
347 {"c.ole.d", "M,S,T", 0x46200036, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
348 {"c.ole.s", "S,T", 0x46000036, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
349 {"c.ole.s", "M,S,T", 0x46000036, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
350 {"c.ole.ps","S,T", 0x46c00036, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
351 {"c.ole.ps","M,S,T", 0x46c00036, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
352 {"c.ule.d", "S,T", 0x46200037, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
353 {"c.ule.d", "M,S,T", 0x46200037, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
354 {"c.ule.s", "S,T", 0x46000037, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
355 {"c.ule.s", "M,S,T", 0x46000037, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
356 {"c.ule.ps","S,T", 0x46c00037, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
357 {"c.ule.ps","M,S,T", 0x46c00037, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
358 {"c.sf.d", "S,T", 0x46200038, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
359 {"c.sf.d", "M,S,T", 0x46200038, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
360 {"c.sf.s", "S,T", 0x46000038, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
361 {"c.sf.s", "M,S,T", 0x46000038, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
362 {"c.sf.ps", "S,T", 0x46c00038, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
363 {"c.sf.ps", "M,S,T", 0x46c00038, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
364 {"c.ngle.d","S,T", 0x46200039, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
365 {"c.ngle.d","M,S,T", 0x46200039, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
366 {"c.ngle.s","S,T", 0x46000039, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
367 {"c.ngle.s","M,S,T", 0x46000039, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
368 {"c.ngle.ps","S,T", 0x46c00039, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
369 {"c.ngle.ps","M,S,T", 0x46c00039, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
370 {"c.seq.d", "S,T", 0x4620003a, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
371 {"c.seq.d", "M,S,T", 0x4620003a, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
372 {"c.seq.s", "S,T", 0x4600003a, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
373 {"c.seq.s", "M,S,T", 0x4600003a, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
374 {"c.seq.ps","S,T", 0x46c0003a, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
375 {"c.seq.ps","M,S,T", 0x46c0003a, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
376 {"c.ngl.d", "S,T", 0x4620003b, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
377 {"c.ngl.d", "M,S,T", 0x4620003b, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
378 {"c.ngl.s", "S,T", 0x4600003b, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
379 {"c.ngl.s", "M,S,T", 0x4600003b, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
380 {"c.ngl.ps","S,T", 0x46c0003b, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
381 {"c.ngl.ps","M,S,T", 0x46c0003b, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
382 {"c.lt.d", "S,T", 0x4620003c, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
383 {"c.lt.d", "M,S,T", 0x4620003c, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
384 {"c.lt.s", "S,T", 0x4600003c, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
385 {"c.lt.s", "M,S,T", 0x4600003c, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
386 {"c.lt.ob", "Y,Q", 0x78000004, 0xfc2007ff, WR_CC
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
387 {"c.lt.ob", "S,T", 0x4ac00004, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
388 {"c.lt.ob", "S,T[e]", 0x48000004, 0xfe2007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
389 {"c.lt.ob", "S,k", 0x4bc00004, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
390 {"c.lt.ps", "S,T", 0x46c0003c, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
391 {"c.lt.ps", "M,S,T", 0x46c0003c, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
392 {"c.lt.qh", "Y,Q", 0x78200004, 0xfc2007ff, WR_CC
|RD_S
|RD_T
|FP_D
, 0, MX
},
393 {"c.nge.d", "S,T", 0x4620003d, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
394 {"c.nge.d", "M,S,T", 0x4620003d, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
395 {"c.nge.s", "S,T", 0x4600003d, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
396 {"c.nge.s", "M,S,T", 0x4600003d, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
397 {"c.nge.ps","S,T", 0x46c0003d, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
398 {"c.nge.ps","M,S,T", 0x46c0003d, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
399 {"c.le.d", "S,T", 0x4620003e, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
400 {"c.le.d", "M,S,T", 0x4620003e, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
401 {"c.le.s", "S,T", 0x4600003e, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
402 {"c.le.s", "M,S,T", 0x4600003e, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
403 {"c.le.ob", "Y,Q", 0x78000005, 0xfc2007ff, WR_CC
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
404 {"c.le.ob", "S,T", 0x4ac00005, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
405 {"c.le.ob", "S,T[e]", 0x48000005, 0xfe2007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
406 {"c.le.ob", "S,k", 0x4bc00005, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
407 {"c.le.ps", "S,T", 0x46c0003e, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
408 {"c.le.ps", "M,S,T", 0x46c0003e, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
409 {"c.le.qh", "Y,Q", 0x78200005, 0xfc2007ff, WR_CC
|RD_S
|RD_T
|FP_D
, 0, MX
},
410 {"c.ngt.d", "S,T", 0x4620003f, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I1
},
411 {"c.ngt.d", "M,S,T", 0x4620003f, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I4
|I32
},
412 {"c.ngt.s", "S,T", 0x4600003f, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I1
},
413 {"c.ngt.s", "M,S,T", 0x4600003f, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, I4
|I32
},
414 {"c.ngt.ps","S,T", 0x46c0003f, 0xffe007ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
415 {"c.ngt.ps","M,S,T", 0x46c0003f, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, I5
|I33
},
416 {"cabs.eq.d", "M,S,T", 0x46200072, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
417 {"cabs.eq.ps", "M,S,T", 0x46c00072, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
418 {"cabs.eq.s", "M,S,T", 0x46000072, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
419 {"cabs.f.d", "M,S,T", 0x46200070, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
420 {"cabs.f.ps", "M,S,T", 0x46c00070, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
421 {"cabs.f.s", "M,S,T", 0x46000070, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
422 {"cabs.le.d", "M,S,T", 0x4620007e, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
423 {"cabs.le.ps", "M,S,T", 0x46c0007e, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
424 {"cabs.le.s", "M,S,T", 0x4600007e, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
425 {"cabs.lt.d", "M,S,T", 0x4620007c, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
426 {"cabs.lt.ps", "M,S,T", 0x46c0007c, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
427 {"cabs.lt.s", "M,S,T", 0x4600007c, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
428 {"cabs.nge.d", "M,S,T", 0x4620007d, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
429 {"cabs.nge.ps","M,S,T", 0x46c0007d, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
430 {"cabs.nge.s", "M,S,T", 0x4600007d, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
431 {"cabs.ngl.d", "M,S,T", 0x4620007b, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
432 {"cabs.ngl.ps","M,S,T", 0x46c0007b, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
433 {"cabs.ngl.s", "M,S,T", 0x4600007b, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
434 {"cabs.ngle.d","M,S,T", 0x46200079, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
435 {"cabs.ngle.ps","M,S,T",0x46c00079, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
436 {"cabs.ngle.s","M,S,T", 0x46000079, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
437 {"cabs.ngt.d", "M,S,T", 0x4620007f, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
438 {"cabs.ngt.ps","M,S,T", 0x46c0007f, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
439 {"cabs.ngt.s", "M,S,T", 0x4600007f, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
440 {"cabs.ole.d", "M,S,T", 0x46200076, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
441 {"cabs.ole.ps","M,S,T", 0x46c00076, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
442 {"cabs.ole.s", "M,S,T", 0x46000076, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
443 {"cabs.olt.d", "M,S,T", 0x46200074, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
444 {"cabs.olt.ps","M,S,T", 0x46c00074, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
445 {"cabs.olt.s", "M,S,T", 0x46000074, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
446 {"cabs.seq.d", "M,S,T", 0x4620007a, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
447 {"cabs.seq.ps","M,S,T", 0x46c0007a, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
448 {"cabs.seq.s", "M,S,T", 0x4600007a, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
449 {"cabs.sf.d", "M,S,T", 0x46200078, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
450 {"cabs.sf.ps", "M,S,T", 0x46c00078, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
451 {"cabs.sf.s", "M,S,T", 0x46000078, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
452 {"cabs.ueq.d", "M,S,T", 0x46200073, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
453 {"cabs.ueq.ps","M,S,T", 0x46c00073, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
454 {"cabs.ueq.s", "M,S,T", 0x46000073, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
455 {"cabs.ule.d", "M,S,T", 0x46200077, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
456 {"cabs.ule.ps","M,S,T", 0x46c00077, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
457 {"cabs.ule.s", "M,S,T", 0x46000077, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
458 {"cabs.ult.d", "M,S,T", 0x46200075, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
459 {"cabs.ult.ps","M,S,T", 0x46c00075, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
460 {"cabs.ult.s", "M,S,T", 0x46000075, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
461 {"cabs.un.d", "M,S,T", 0x46200071, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
462 {"cabs.un.ps", "M,S,T", 0x46c00071, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_D
, 0, M3D
},
463 {"cabs.un.s", "M,S,T", 0x46000071, 0xffe000ff, RD_S
|RD_T
|WR_CC
|FP_S
, 0, M3D
},
464 /* CW4010 instructions which are aliases for the cache instruction. */
465 {"flushi", "", 0xbc010000, 0xffffffff, 0, 0, L1
},
466 {"flushd", "", 0xbc020000, 0xffffffff, 0, 0, L1
},
467 {"flushid", "", 0xbc030000, 0xffffffff, 0, 0, L1
},
468 {"wb", "o(b)", 0xbc040000, 0xfc1f0000, SM
|RD_b
, 0, L1
},
469 {"cache", "k,o(b)", 0xbc000000, 0xfc000000, RD_b
, 0, I3
|I32
|T3
},
470 {"cache", "k,A(b)", 0, (int) M_CACHE_AB
, INSN_MACRO
, 0, I3
|I32
|T3
},
471 {"ceil.l.d", "D,S", 0x4620000a, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I3
|I33
},
472 {"ceil.l.s", "D,S", 0x4600000a, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I3
|I33
},
473 {"ceil.w.d", "D,S", 0x4620000e, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I2
},
474 {"ceil.w.s", "D,S", 0x4600000e, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I2
},
475 {"cfc0", "t,G", 0x40400000, 0xffe007ff, LCD
|WR_t
|RD_C0
, 0, I1
},
476 {"cfc1", "t,G", 0x44400000, 0xffe007ff, LCD
|WR_t
|RD_C1
|FP_S
, 0, I1
},
477 {"cfc1", "t,S", 0x44400000, 0xffe007ff, LCD
|WR_t
|RD_C1
|FP_S
, 0, I1
},
478 /* cfc2 is at the bottom of the table. */
479 /* cfc3 is at the bottom of the table. */
480 {"cftc1", "d,E", 0x41000023, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_C1
|FP_S
, 0, MT32
},
481 {"cftc1", "d,T", 0x41000023, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_C1
|FP_S
, 0, MT32
},
482 {"cftc2", "d,E", 0x41000025, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_C2
, 0, MT32
},
483 {"clo", "U,s", 0x70000021, 0xfc0007ff, WR_d
|WR_t
|RD_s
, 0, I32
|N55
},
484 {"clz", "U,s", 0x70000020, 0xfc0007ff, WR_d
|WR_t
|RD_s
, 0, I32
|N55
},
485 {"ctc0", "t,G", 0x40c00000, 0xffe007ff, COD
|RD_t
|WR_CC
, 0, I1
},
486 {"ctc1", "t,G", 0x44c00000, 0xffe007ff, COD
|RD_t
|WR_CC
|FP_S
, 0, I1
},
487 {"ctc1", "t,S", 0x44c00000, 0xffe007ff, COD
|RD_t
|WR_CC
|FP_S
, 0, I1
},
488 /* ctc2 is at the bottom of the table. */
489 /* ctc3 is at the bottom of the table. */
490 {"cttc1", "t,g", 0x41800023, 0xffe007ff, TRAP
|COD
|RD_t
|WR_CC
|FP_S
, 0, MT32
},
491 {"cttc1", "t,S", 0x41800023, 0xffe007ff, TRAP
|COD
|RD_t
|WR_CC
|FP_S
, 0, MT32
},
492 {"cttc2", "t,g", 0x41800025, 0xffe007ff, TRAP
|COD
|RD_t
|WR_CC
, 0, MT32
},
493 {"cvt.d.l", "D,S", 0x46a00021, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I3
|I33
},
494 {"cvt.d.s", "D,S", 0x46000021, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I1
},
495 {"cvt.d.w", "D,S", 0x46800021, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I1
},
496 {"cvt.l.d", "D,S", 0x46200025, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I3
|I33
},
497 {"cvt.l.s", "D,S", 0x46000025, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I3
|I33
},
498 {"cvt.s.l", "D,S", 0x46a00020, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I3
|I33
},
499 {"cvt.s.d", "D,S", 0x46200020, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I1
},
500 {"cvt.s.w", "D,S", 0x46800020, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I1
},
501 {"cvt.s.pl","D,S", 0x46c00028, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I5
|I33
},
502 {"cvt.s.pu","D,S", 0x46c00020, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I5
|I33
},
503 {"cvt.w.d", "D,S", 0x46200024, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I1
},
504 {"cvt.w.s", "D,S", 0x46000024, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I1
},
505 {"cvt.ps.pw", "D,S", 0x46800026, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, M3D
},
506 {"cvt.ps.s","D,V,T", 0x46000026, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
|FP_D
, 0, I5
|I33
},
507 {"cvt.pw.ps", "D,S", 0x46c00024, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, M3D
},
508 {"dabs", "d,v", 0, (int) M_DABS
, INSN_MACRO
, 0, I3
},
509 {"dadd", "d,v,t", 0x0000002c, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I3
},
510 {"dadd", "t,r,I", 0, (int) M_DADD_I
, INSN_MACRO
, 0, I3
},
511 {"daddi", "t,r,j", 0x60000000, 0xfc000000, WR_t
|RD_s
, 0, I3
},
512 {"daddiu", "t,r,j", 0x64000000, 0xfc000000, WR_t
|RD_s
, 0, I3
},
513 {"daddu", "d,v,t", 0x0000002d, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I3
},
514 {"daddu", "t,r,I", 0, (int) M_DADDU_I
, INSN_MACRO
, 0, I3
},
515 {"dbreak", "", 0x7000003f, 0xffffffff, 0, 0, N5
},
516 {"dclo", "U,s", 0x70000025, 0xfc0007ff, RD_s
|WR_d
|WR_t
, 0, I64
|N55
},
517 {"dclz", "U,s", 0x70000024, 0xfc0007ff, RD_s
|WR_d
|WR_t
, 0, I64
|N55
},
518 /* dctr and dctw are used on the r5000. */
519 {"dctr", "o(b)", 0xbc050000, 0xfc1f0000, RD_b
, 0, I3
},
520 {"dctw", "o(b)", 0xbc090000, 0xfc1f0000, RD_b
, 0, I3
},
521 {"deret", "", 0x4200001f, 0xffffffff, 0, 0, I32
|G2
},
522 {"dext", "t,r,I,+I", 0, (int) M_DEXT
, INSN_MACRO
, 0, I65
},
523 {"dext", "t,r,+A,+C", 0x7c000003, 0xfc00003f, WR_t
|RD_s
, 0, I65
},
524 {"dextm", "t,r,+A,+G", 0x7c000001, 0xfc00003f, WR_t
|RD_s
, 0, I65
},
525 {"dextu", "t,r,+E,+H", 0x7c000002, 0xfc00003f, WR_t
|RD_s
, 0, I65
},
526 /* For ddiv, see the comments about div. */
527 {"ddiv", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I3
},
528 {"ddiv", "d,v,t", 0, (int) M_DDIV_3
, INSN_MACRO
, 0, I3
},
529 {"ddiv", "d,v,I", 0, (int) M_DDIV_3I
, INSN_MACRO
, 0, I3
},
530 /* For ddivu, see the comments about div. */
531 {"ddivu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I3
},
532 {"ddivu", "d,v,t", 0, (int) M_DDIVU_3
, INSN_MACRO
, 0, I3
},
533 {"ddivu", "d,v,I", 0, (int) M_DDIVU_3I
, INSN_MACRO
, 0, I3
},
534 {"di", "", 0x41606000, 0xffffffff, WR_t
|WR_C0
, 0, I33
},
535 {"di", "t", 0x41606000, 0xffe0ffff, WR_t
|WR_C0
, 0, I33
},
536 {"dins", "t,r,I,+I", 0, (int) M_DINS
, INSN_MACRO
, 0, I65
},
537 {"dins", "t,r,+A,+B", 0x7c000007, 0xfc00003f, WR_t
|RD_s
, 0, I65
},
538 {"dinsm", "t,r,+A,+F", 0x7c000005, 0xfc00003f, WR_t
|RD_s
, 0, I65
},
539 {"dinsu", "t,r,+E,+F", 0x7c000006, 0xfc00003f, WR_t
|RD_s
, 0, I65
},
540 /* The MIPS assembler treats the div opcode with two operands as
541 though the first operand appeared twice (the first operand is both
542 a source and a destination). To get the div machine instruction,
543 you must use an explicit destination of $0. */
544 {"div", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I1
},
545 {"div", "z,t", 0x0000001a, 0xffe0ffff, RD_s
|RD_t
|WR_HILO
, 0, I1
},
546 {"div", "d,v,t", 0, (int) M_DIV_3
, INSN_MACRO
, 0, I1
},
547 {"div", "d,v,I", 0, (int) M_DIV_3I
, INSN_MACRO
, 0, I1
},
548 {"div.d", "D,V,T", 0x46200003, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I1
},
549 {"div.s", "D,V,T", 0x46000003, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
, 0, I1
},
550 {"div.ps", "D,V,T", 0x46c00003, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, SB1
},
551 /* For divu, see the comments about div. */
552 {"divu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I1
},
553 {"divu", "z,t", 0x0000001b, 0xffe0ffff, RD_s
|RD_t
|WR_HILO
, 0, I1
},
554 {"divu", "d,v,t", 0, (int) M_DIVU_3
, INSN_MACRO
, 0, I1
},
555 {"divu", "d,v,I", 0, (int) M_DIVU_3I
, INSN_MACRO
, 0, I1
},
556 {"dla", "t,A(b)", 0, (int) M_DLA_AB
, INSN_MACRO
, 0, I3
},
557 {"dlca", "t,A(b)", 0, (int) M_DLCA_AB
, INSN_MACRO
, 0, I3
},
558 {"dli", "t,j", 0x24000000, 0xffe00000, WR_t
, 0, I3
}, /* addiu */
559 {"dli", "t,i", 0x34000000, 0xffe00000, WR_t
, 0, I3
}, /* ori */
560 {"dli", "t,I", 0, (int) M_DLI
, INSN_MACRO
, 0, I3
},
561 {"dmacc", "d,s,t", 0x00000029, 0xfc0007ff, RD_s
|RD_t
|WR_LO
|WR_d
, 0, N412
},
562 {"dmacchi", "d,s,t", 0x00000229, 0xfc0007ff, RD_s
|RD_t
|WR_LO
|WR_d
, 0, N412
},
563 {"dmacchis", "d,s,t", 0x00000629, 0xfc0007ff, RD_s
|RD_t
|WR_LO
|WR_d
, 0, N412
},
564 {"dmacchiu", "d,s,t", 0x00000269, 0xfc0007ff, RD_s
|RD_t
|WR_LO
|WR_d
, 0, N412
},
565 {"dmacchius", "d,s,t", 0x00000669, 0xfc0007ff, RD_s
|RD_t
|WR_LO
|WR_d
, 0, N412
},
566 {"dmaccs", "d,s,t", 0x00000429, 0xfc0007ff, RD_s
|RD_t
|WR_LO
|WR_d
, 0, N412
},
567 {"dmaccu", "d,s,t", 0x00000069, 0xfc0007ff, RD_s
|RD_t
|WR_LO
|WR_d
, 0, N412
},
568 {"dmaccus", "d,s,t", 0x00000469, 0xfc0007ff, RD_s
|RD_t
|WR_LO
|WR_d
, 0, N412
},
569 {"dmadd16", "s,t", 0x00000029, 0xfc00ffff, RD_s
|RD_t
|MOD_LO
, 0, N411
},
570 {"dmfc0", "t,G", 0x40200000, 0xffe007ff, LCD
|WR_t
|RD_C0
, 0, I3
},
571 {"dmfc0", "t,+D", 0x40200000, 0xffe007f8, LCD
|WR_t
|RD_C0
, 0, I64
},
572 {"dmfc0", "t,G,H", 0x40200000, 0xffe007f8, LCD
|WR_t
|RD_C0
, 0, I64
},
573 {"dmt", "", 0x41600bc1, 0xffffffff, TRAP
, 0, MT32
},
574 {"dmt", "t", 0x41600bc1, 0xffe0ffff, TRAP
|WR_t
, 0, MT32
},
575 {"dmtc0", "t,G", 0x40a00000, 0xffe007ff, COD
|RD_t
|WR_C0
|WR_CC
, 0, I3
},
576 {"dmtc0", "t,+D", 0x40a00000, 0xffe007f8, COD
|RD_t
|WR_C0
|WR_CC
, 0, I64
},
577 {"dmtc0", "t,G,H", 0x40a00000, 0xffe007f8, COD
|RD_t
|WR_C0
|WR_CC
, 0, I64
},
578 {"dmfc1", "t,S", 0x44200000, 0xffe007ff, LCD
|WR_t
|RD_S
|FP_D
, 0, I3
},
579 {"dmfc1", "t,G", 0x44200000, 0xffe007ff, LCD
|WR_t
|RD_S
|FP_D
, 0, I3
},
580 {"dmtc1", "t,S", 0x44a00000, 0xffe007ff, COD
|RD_t
|WR_S
|FP_D
, 0, I3
},
581 {"dmtc1", "t,G", 0x44a00000, 0xffe007ff, COD
|RD_t
|WR_S
|FP_D
, 0, I3
},
582 /* dmfc2 is at the bottom of the table. */
583 /* dmtc2 is at the bottom of the table. */
584 /* dmfc3 is at the bottom of the table. */
585 /* dmtc3 is at the bottom of the table. */
586 {"dmul", "d,v,t", 0, (int) M_DMUL
, INSN_MACRO
, 0, I3
},
587 {"dmul", "d,v,I", 0, (int) M_DMUL_I
, INSN_MACRO
, 0, I3
},
588 {"dmulo", "d,v,t", 0, (int) M_DMULO
, INSN_MACRO
, 0, I3
},
589 {"dmulo", "d,v,I", 0, (int) M_DMULO_I
, INSN_MACRO
, 0, I3
},
590 {"dmulou", "d,v,t", 0, (int) M_DMULOU
, INSN_MACRO
, 0, I3
},
591 {"dmulou", "d,v,I", 0, (int) M_DMULOU_I
, INSN_MACRO
, 0, I3
},
592 {"dmult", "s,t", 0x0000001c, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I3
},
593 {"dmultu", "s,t", 0x0000001d, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I3
},
594 {"dneg", "d,w", 0x0000002e, 0xffe007ff, WR_d
|RD_t
, 0, I3
}, /* dsub 0 */
595 {"dnegu", "d,w", 0x0000002f, 0xffe007ff, WR_d
|RD_t
, 0, I3
}, /* dsubu 0*/
596 {"drem", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I3
},
597 {"drem", "d,v,t", 3, (int) M_DREM_3
, INSN_MACRO
, 0, I3
},
598 {"drem", "d,v,I", 3, (int) M_DREM_3I
, INSN_MACRO
, 0, I3
},
599 {"dremu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I3
},
600 {"dremu", "d,v,t", 3, (int) M_DREMU_3
, INSN_MACRO
, 0, I3
},
601 {"dremu", "d,v,I", 3, (int) M_DREMU_3I
, INSN_MACRO
, 0, I3
},
602 {"dret", "", 0x7000003e, 0xffffffff, 0, 0, N5
},
603 {"drol", "d,v,t", 0, (int) M_DROL
, INSN_MACRO
, 0, I3
},
604 {"drol", "d,v,I", 0, (int) M_DROL_I
, INSN_MACRO
, 0, I3
},
605 {"dror", "d,v,t", 0, (int) M_DROR
, INSN_MACRO
, 0, I3
},
606 {"dror", "d,v,I", 0, (int) M_DROR_I
, INSN_MACRO
, 0, I3
},
607 {"dror", "d,w,<", 0x0020003a, 0xffe0003f, WR_d
|RD_t
, 0, N5
|I65
},
608 {"drorv", "d,t,s", 0x00000056, 0xfc0007ff, RD_t
|RD_s
|WR_d
, 0, N5
|I65
},
609 {"dror32", "d,w,<", 0x0020003e, 0xffe0003f, WR_d
|RD_t
, 0, N5
|I65
},
610 {"drotl", "d,v,t", 0, (int) M_DROL
, INSN_MACRO
, 0, I65
},
611 {"drotl", "d,v,I", 0, (int) M_DROL_I
, INSN_MACRO
, 0, I65
},
612 {"drotr", "d,v,t", 0, (int) M_DROR
, INSN_MACRO
, 0, I65
},
613 {"drotr", "d,v,I", 0, (int) M_DROR_I
, INSN_MACRO
, 0, I65
},
614 {"drotrv", "d,t,s", 0x00000056, 0xfc0007ff, RD_t
|RD_s
|WR_d
, 0, I65
},
615 {"drotr32", "d,w,<", 0x0020003e, 0xffe0003f, WR_d
|RD_t
, 0, I65
},
616 {"dsbh", "d,w", 0x7c0000a4, 0xffe007ff, WR_d
|RD_t
, 0, I65
},
617 {"dshd", "d,w", 0x7c000164, 0xffe007ff, WR_d
|RD_t
, 0, I65
},
618 {"dsllv", "d,t,s", 0x00000014, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I3
},
619 {"dsll32", "d,w,<", 0x0000003c, 0xffe0003f, WR_d
|RD_t
, 0, I3
},
620 {"dsll", "d,w,s", 0x00000014, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I3
}, /* dsllv */
621 {"dsll", "d,w,>", 0x0000003c, 0xffe0003f, WR_d
|RD_t
, 0, I3
}, /* dsll32 */
622 {"dsll", "d,w,<", 0x00000038, 0xffe0003f, WR_d
|RD_t
, 0, I3
},
623 {"dsrav", "d,t,s", 0x00000017, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I3
},
624 {"dsra32", "d,w,<", 0x0000003f, 0xffe0003f, WR_d
|RD_t
, 0, I3
},
625 {"dsra", "d,w,s", 0x00000017, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I3
}, /* dsrav */
626 {"dsra", "d,w,>", 0x0000003f, 0xffe0003f, WR_d
|RD_t
, 0, I3
}, /* dsra32 */
627 {"dsra", "d,w,<", 0x0000003b, 0xffe0003f, WR_d
|RD_t
, 0, I3
},
628 {"dsrlv", "d,t,s", 0x00000016, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I3
},
629 {"dsrl32", "d,w,<", 0x0000003e, 0xffe0003f, WR_d
|RD_t
, 0, I3
},
630 {"dsrl", "d,w,s", 0x00000016, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I3
}, /* dsrlv */
631 {"dsrl", "d,w,>", 0x0000003e, 0xffe0003f, WR_d
|RD_t
, 0, I3
}, /* dsrl32 */
632 {"dsrl", "d,w,<", 0x0000003a, 0xffe0003f, WR_d
|RD_t
, 0, I3
},
633 {"dsub", "d,v,t", 0x0000002e, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I3
},
634 {"dsub", "d,v,I", 0, (int) M_DSUB_I
, INSN_MACRO
, 0, I3
},
635 {"dsubu", "d,v,t", 0x0000002f, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I3
},
636 {"dsubu", "d,v,I", 0, (int) M_DSUBU_I
, INSN_MACRO
, 0, I3
},
637 {"dvpe", "", 0x41600001, 0xffffffff, TRAP
, 0, MT32
},
638 {"dvpe", "t", 0x41600001, 0xffe0ffff, TRAP
|WR_t
, 0, MT32
},
639 {"ei", "", 0x41606020, 0xffffffff, WR_t
|WR_C0
, 0, I33
},
640 {"ei", "t", 0x41606020, 0xffe0ffff, WR_t
|WR_C0
, 0, I33
},
641 {"emt", "", 0x41600be1, 0xffffffff, TRAP
, 0, MT32
},
642 {"emt", "t", 0x41600be1, 0xffe0ffff, TRAP
|WR_t
, 0, MT32
},
643 {"eret", "", 0x42000018, 0xffffffff, 0, 0, I3
|I32
},
644 {"evpe", "", 0x41600021, 0xffffffff, TRAP
, 0, MT32
},
645 {"evpe", "t", 0x41600021, 0xffe0ffff, TRAP
|WR_t
, 0, MT32
},
646 {"ext", "t,r,+A,+C", 0x7c000000, 0xfc00003f, WR_t
|RD_s
, 0, I33
},
647 {"floor.l.d", "D,S", 0x4620000b, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I3
|I33
},
648 {"floor.l.s", "D,S", 0x4600000b, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I3
|I33
},
649 {"floor.w.d", "D,S", 0x4620000f, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I2
},
650 {"floor.w.s", "D,S", 0x4600000f, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I2
},
651 {"hibernate","", 0x42000023, 0xffffffff, 0, 0, V1
},
652 {"ins", "t,r,+A,+B", 0x7c000004, 0xfc00003f, WR_t
|RD_s
, 0, I33
},
653 {"jr", "s", 0x00000008, 0xfc1fffff, UBD
|RD_s
, 0, I1
},
654 /* jr.hb is officially MIPS{32,64}R2, but it works on R1 as jr with
655 the same hazard barrier effect. */
656 {"jr.hb", "s", 0x00000408, 0xfc1fffff, UBD
|RD_s
, 0, I32
},
657 {"j", "s", 0x00000008, 0xfc1fffff, UBD
|RD_s
, 0, I1
}, /* jr */
658 /* SVR4 PIC code requires special handling for j, so it must be a
660 {"j", "a", 0, (int) M_J_A
, INSN_MACRO
, 0, I1
},
661 /* This form of j is used by the disassembler and internally by the
662 assembler, but will never match user input (because the line above
663 will match first). */
664 {"j", "a", 0x08000000, 0xfc000000, UBD
, 0, I1
},
665 {"jalr", "s", 0x0000f809, 0xfc1fffff, UBD
|RD_s
|WR_d
, 0, I1
},
666 {"jalr", "d,s", 0x00000009, 0xfc1f07ff, UBD
|RD_s
|WR_d
, 0, I1
},
667 /* jalr.hb is officially MIPS{32,64}R2, but it works on R1 as jalr
668 with the same hazard barrier effect. */
669 {"jalr.hb", "s", 0x0000fc09, 0xfc1fffff, UBD
|RD_s
|WR_d
, 0, I32
},
670 {"jalr.hb", "d,s", 0x00000409, 0xfc1f07ff, UBD
|RD_s
|WR_d
, 0, I32
},
671 /* SVR4 PIC code requires special handling for jal, so it must be a
673 {"jal", "d,s", 0, (int) M_JAL_2
, INSN_MACRO
, 0, I1
},
674 {"jal", "s", 0, (int) M_JAL_1
, INSN_MACRO
, 0, I1
},
675 {"jal", "a", 0, (int) M_JAL_A
, INSN_MACRO
, 0, I1
},
676 /* This form of jal is used by the disassembler and internally by the
677 assembler, but will never match user input (because the line above
678 will match first). */
679 {"jal", "a", 0x0c000000, 0xfc000000, UBD
|WR_31
, 0, I1
},
680 {"jalx", "a", 0x74000000, 0xfc000000, UBD
|WR_31
, 0, I16
},
681 {"la", "t,A(b)", 0, (int) M_LA_AB
, INSN_MACRO
, 0, I1
},
682 {"lb", "t,o(b)", 0x80000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I1
},
683 {"lb", "t,A(b)", 0, (int) M_LB_AB
, INSN_MACRO
, 0, I1
},
684 {"lbu", "t,o(b)", 0x90000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I1
},
685 {"lbu", "t,A(b)", 0, (int) M_LBU_AB
, INSN_MACRO
, 0, I1
},
686 {"lca", "t,A(b)", 0, (int) M_LCA_AB
, INSN_MACRO
, 0, I1
},
687 {"ld", "t,o(b)", 0xdc000000, 0xfc000000, WR_t
|RD_b
, 0, I3
},
688 {"ld", "t,o(b)", 0, (int) M_LD_OB
, INSN_MACRO
, 0, I1
},
689 {"ld", "t,A(b)", 0, (int) M_LD_AB
, INSN_MACRO
, 0, I1
},
690 {"ldc1", "T,o(b)", 0xd4000000, 0xfc000000, CLD
|RD_b
|WR_T
|FP_D
, 0, I2
},
691 {"ldc1", "E,o(b)", 0xd4000000, 0xfc000000, CLD
|RD_b
|WR_T
|FP_D
, 0, I2
},
692 {"ldc1", "T,A(b)", 0, (int) M_LDC1_AB
, INSN_MACRO
, 0, I2
},
693 {"ldc1", "E,A(b)", 0, (int) M_LDC1_AB
, INSN_MACRO
, 0, I2
},
694 {"l.d", "T,o(b)", 0xd4000000, 0xfc000000, CLD
|RD_b
|WR_T
|FP_D
, 0, I2
}, /* ldc1 */
695 {"l.d", "T,o(b)", 0, (int) M_L_DOB
, INSN_MACRO
, 0, I1
},
696 {"l.d", "T,A(b)", 0, (int) M_L_DAB
, INSN_MACRO
, 0, I1
},
697 {"ldc2", "E,o(b)", 0xd8000000, 0xfc000000, CLD
|RD_b
|WR_CC
, 0, I2
},
698 {"ldc2", "E,A(b)", 0, (int) M_LDC2_AB
, INSN_MACRO
, 0, I2
},
699 {"ldc3", "E,o(b)", 0xdc000000, 0xfc000000, CLD
|RD_b
|WR_CC
, 0, I2
},
700 {"ldc3", "E,A(b)", 0, (int) M_LDC3_AB
, INSN_MACRO
, 0, I2
},
701 {"ldl", "t,o(b)", 0x68000000, 0xfc000000, LDD
|WR_t
|RD_b
, 0, I3
},
702 {"ldl", "t,A(b)", 0, (int) M_LDL_AB
, INSN_MACRO
, 0, I3
},
703 {"ldr", "t,o(b)", 0x6c000000, 0xfc000000, LDD
|WR_t
|RD_b
, 0, I3
},
704 {"ldr", "t,A(b)", 0, (int) M_LDR_AB
, INSN_MACRO
, 0, I3
},
705 {"ldxc1", "D,t(b)", 0x4c000001, 0xfc00f83f, LDD
|WR_D
|RD_t
|RD_b
|FP_D
, 0, I4
|I33
},
706 {"lh", "t,o(b)", 0x84000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I1
},
707 {"lh", "t,A(b)", 0, (int) M_LH_AB
, INSN_MACRO
, 0, I1
},
708 {"lhu", "t,o(b)", 0x94000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I1
},
709 {"lhu", "t,A(b)", 0, (int) M_LHU_AB
, INSN_MACRO
, 0, I1
},
710 /* li is at the start of the table. */
711 {"li.d", "t,F", 0, (int) M_LI_D
, INSN_MACRO
, 0, I1
},
712 {"li.d", "T,L", 0, (int) M_LI_DD
, INSN_MACRO
, 0, I1
},
713 {"li.s", "t,f", 0, (int) M_LI_S
, INSN_MACRO
, 0, I1
},
714 {"li.s", "T,l", 0, (int) M_LI_SS
, INSN_MACRO
, 0, I1
},
715 {"ll", "t,o(b)", 0xc0000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I2
},
716 {"ll", "t,A(b)", 0, (int) M_LL_AB
, INSN_MACRO
, 0, I2
},
717 {"lld", "t,o(b)", 0xd0000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I3
},
718 {"lld", "t,A(b)", 0, (int) M_LLD_AB
, INSN_MACRO
, 0, I3
},
719 {"lui", "t,u", 0x3c000000, 0xffe00000, WR_t
, 0, I1
},
720 {"luxc1", "D,t(b)", 0x4c000005, 0xfc00f83f, LDD
|WR_D
|RD_t
|RD_b
|FP_D
, 0, I5
|I33
|N55
},
721 {"lw", "t,o(b)", 0x8c000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I1
},
722 {"lw", "t,A(b)", 0, (int) M_LW_AB
, INSN_MACRO
, 0, I1
},
723 {"lwc0", "E,o(b)", 0xc0000000, 0xfc000000, CLD
|RD_b
|WR_CC
, 0, I1
},
724 {"lwc0", "E,A(b)", 0, (int) M_LWC0_AB
, INSN_MACRO
, 0, I1
},
725 {"lwc1", "T,o(b)", 0xc4000000, 0xfc000000, CLD
|RD_b
|WR_T
|FP_S
, 0, I1
},
726 {"lwc1", "E,o(b)", 0xc4000000, 0xfc000000, CLD
|RD_b
|WR_T
|FP_S
, 0, I1
},
727 {"lwc1", "T,A(b)", 0, (int) M_LWC1_AB
, INSN_MACRO
, 0, I1
},
728 {"lwc1", "E,A(b)", 0, (int) M_LWC1_AB
, INSN_MACRO
, 0, I1
},
729 {"l.s", "T,o(b)", 0xc4000000, 0xfc000000, CLD
|RD_b
|WR_T
|FP_S
, 0, I1
}, /* lwc1 */
730 {"l.s", "T,A(b)", 0, (int) M_LWC1_AB
, INSN_MACRO
, 0, I1
},
731 {"lwc2", "E,o(b)", 0xc8000000, 0xfc000000, CLD
|RD_b
|WR_CC
, 0, I1
},
732 {"lwc2", "E,A(b)", 0, (int) M_LWC2_AB
, INSN_MACRO
, 0, I1
},
733 {"lwc3", "E,o(b)", 0xcc000000, 0xfc000000, CLD
|RD_b
|WR_CC
, 0, I1
},
734 {"lwc3", "E,A(b)", 0, (int) M_LWC3_AB
, INSN_MACRO
, 0, I1
},
735 {"lwl", "t,o(b)", 0x88000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I1
},
736 {"lwl", "t,A(b)", 0, (int) M_LWL_AB
, INSN_MACRO
, 0, I1
},
737 {"lcache", "t,o(b)", 0x88000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I2
}, /* same */
738 {"lcache", "t,A(b)", 0, (int) M_LWL_AB
, INSN_MACRO
, 0, I2
}, /* as lwl */
739 {"lwr", "t,o(b)", 0x98000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I1
},
740 {"lwr", "t,A(b)", 0, (int) M_LWR_AB
, INSN_MACRO
, 0, I1
},
741 {"flush", "t,o(b)", 0x98000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I2
}, /* same */
742 {"flush", "t,A(b)", 0, (int) M_LWR_AB
, INSN_MACRO
, 0, I2
}, /* as lwr */
743 {"fork", "d,s,t", 0x7c000008, 0xfc0007ff, TRAP
|WR_d
|RD_s
|RD_t
, 0, MT32
},
744 {"lwu", "t,o(b)", 0x9c000000, 0xfc000000, LDD
|RD_b
|WR_t
, 0, I3
},
745 {"lwu", "t,A(b)", 0, (int) M_LWU_AB
, INSN_MACRO
, 0, I3
},
746 {"lwxc1", "D,t(b)", 0x4c000000, 0xfc00f83f, LDD
|WR_D
|RD_t
|RD_b
|FP_D
, 0, I4
|I33
},
747 {"lwxs", "d,t(b)", 0x70000088, 0xfc0007ff, LDD
|RD_b
|RD_t
|WR_d
, 0, SMT
},
748 {"macc", "d,s,t", 0x00000028, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N412
},
749 {"macc", "d,s,t", 0x00000158, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
750 {"maccs", "d,s,t", 0x00000428, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N412
},
751 {"macchi", "d,s,t", 0x00000228, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N412
},
752 {"macchi", "d,s,t", 0x00000358, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
753 {"macchis", "d,s,t", 0x00000628, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N412
},
754 {"macchiu", "d,s,t", 0x00000268, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N412
},
755 {"macchiu", "d,s,t", 0x00000359, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
756 {"macchius","d,s,t", 0x00000668, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N412
},
757 {"maccu", "d,s,t", 0x00000068, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N412
},
758 {"maccu", "d,s,t", 0x00000159, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
759 {"maccus", "d,s,t", 0x00000468, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N412
},
760 {"mad", "s,t", 0x70000000, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, P3
},
761 {"madu", "s,t", 0x70000001, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, P3
},
762 {"madd.d", "D,R,S,T", 0x4c000021, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_D
, 0, I4
|I33
},
763 {"madd.s", "D,R,S,T", 0x4c000020, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_S
, 0, I4
|I33
},
764 {"madd.ps", "D,R,S,T", 0x4c000026, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_D
, 0, I5
|I33
},
765 {"madd", "s,t", 0x0000001c, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, L1
},
766 {"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, I32
|N55
},
767 {"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
|IS_M
, 0, G1
},
768 {"madd", "7,s,t", 0x70000000, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
769 {"madd", "d,s,t", 0x70000000, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
|IS_M
, 0, G1
},
770 {"maddp", "s,t", 0x70000441, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, SMT
},
771 {"maddu", "s,t", 0x0000001d, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, L1
},
772 {"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, I32
|N55
},
773 {"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
|IS_M
, 0, G1
},
774 {"maddu", "7,s,t", 0x70000001, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
775 {"maddu", "d,s,t", 0x70000001, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
|IS_M
, 0, G1
},
776 {"madd16", "s,t", 0x00000028, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, N411
},
777 {"max.ob", "X,Y,Q", 0x78000007, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
778 {"max.ob", "D,S,T", 0x4ac00007, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
779 {"max.ob", "D,S,T[e]", 0x48000007, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
780 {"max.ob", "D,S,k", 0x4bc00007, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
781 {"max.qh", "X,Y,Q", 0x78200007, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
782 {"mfpc", "t,P", 0x4000c801, 0xffe0ffc1, LCD
|WR_t
|RD_C0
, 0, M1
|N5
},
783 {"mfps", "t,P", 0x4000c800, 0xffe0ffc1, LCD
|WR_t
|RD_C0
, 0, M1
|N5
},
784 {"mftacx", "d", 0x41020021, 0xffff07ff, TRAP
|WR_d
|RD_a
, 0, MT32
},
785 {"mftacx", "d,*", 0x41020021, 0xfff307ff, TRAP
|WR_d
|RD_a
, 0, MT32
},
786 {"mftc0", "d,+t", 0x41000000, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_C0
, 0, MT32
},
787 {"mftc0", "d,+T", 0x41000000, 0xffe007f8, TRAP
|LCD
|WR_d
|RD_C0
, 0, MT32
},
788 {"mftc0", "d,E,H", 0x41000000, 0xffe007f8, TRAP
|LCD
|WR_d
|RD_C0
, 0, MT32
},
789 {"mftc1", "d,T", 0x41000022, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_T
|FP_S
, 0, MT32
},
790 {"mftc1", "d,E", 0x41000022, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_T
|FP_S
, 0, MT32
},
791 {"mftc2", "d,E", 0x41000024, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_C2
, 0, MT32
},
792 {"mftdsp", "d", 0x41100021, 0xffff07ff, TRAP
|WR_d
, 0, MT32
},
793 {"mftgpr", "d,t", 0x41000020, 0xffe007ff, TRAP
|WR_d
|RD_t
, 0, MT32
},
794 {"mfthc1", "d,T", 0x41000032, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_T
|FP_D
, 0, MT32
},
795 {"mfthc1", "d,E", 0x41000032, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_T
|FP_D
, 0, MT32
},
796 {"mfthc2", "d,E", 0x41000034, 0xffe007ff, TRAP
|LCD
|WR_d
|RD_C2
, 0, MT32
},
797 {"mfthi", "d", 0x41010021, 0xffff07ff, TRAP
|WR_d
|RD_a
, 0, MT32
},
798 {"mfthi", "d,*", 0x41010021, 0xfff307ff, TRAP
|WR_d
|RD_a
, 0, MT32
},
799 {"mftlo", "d", 0x41000021, 0xffff07ff, TRAP
|WR_d
|RD_a
, 0, MT32
},
800 {"mftlo", "d,*", 0x41000021, 0xfff307ff, TRAP
|WR_d
|RD_a
, 0, MT32
},
801 {"mftr", "d,t,!,H,$", 0x41000000, 0xffe007c8, TRAP
|WR_d
, 0, MT32
},
802 {"mfc0", "t,G", 0x40000000, 0xffe007ff, LCD
|WR_t
|RD_C0
, 0, I1
},
803 {"mfc0", "t,+D", 0x40000000, 0xffe007f8, LCD
|WR_t
|RD_C0
, 0, I32
},
804 {"mfc0", "t,G,H", 0x40000000, 0xffe007f8, LCD
|WR_t
|RD_C0
, 0, I32
},
805 {"mfc1", "t,S", 0x44000000, 0xffe007ff, LCD
|WR_t
|RD_S
|FP_S
, 0, I1
},
806 {"mfc1", "t,G", 0x44000000, 0xffe007ff, LCD
|WR_t
|RD_S
|FP_S
, 0, I1
},
807 {"mfhc1", "t,S", 0x44600000, 0xffe007ff, LCD
|WR_t
|RD_S
|FP_D
, 0, I33
},
808 {"mfhc1", "t,G", 0x44600000, 0xffe007ff, LCD
|WR_t
|RD_S
|FP_D
, 0, I33
},
809 /* mfc2 is at the bottom of the table. */
810 /* mfhc2 is at the bottom of the table. */
811 /* mfc3 is at the bottom of the table. */
812 {"mfdr", "t,G", 0x7000003d, 0xffe007ff, LCD
|WR_t
|RD_C0
, 0, N5
},
813 {"mfhi", "d", 0x00000010, 0xffff07ff, WR_d
|RD_HI
, 0, I1
},
814 {"mfhi", "d,9", 0x00000010, 0xff9f07ff, WR_d
|RD_HI
, 0, D32
},
815 {"mflo", "d", 0x00000012, 0xffff07ff, WR_d
|RD_LO
, 0, I1
},
816 {"mflo", "d,9", 0x00000012, 0xff9f07ff, WR_d
|RD_LO
, 0, D32
},
817 {"mflhxu", "d", 0x00000052, 0xffff07ff, WR_d
|MOD_HILO
, 0, SMT
},
818 {"min.ob", "X,Y,Q", 0x78000006, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
819 {"min.ob", "D,S,T", 0x4ac00006, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
820 {"min.ob", "D,S,T[e]", 0x48000006, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
821 {"min.ob", "D,S,k", 0x4bc00006, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
822 {"min.qh", "X,Y,Q", 0x78200006, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
823 {"mov.d", "D,S", 0x46200006, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I1
},
824 {"mov.s", "D,S", 0x46000006, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I1
},
825 {"mov.ps", "D,S", 0x46c00006, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I5
|I33
},
826 {"movf", "d,s,N", 0x00000001, 0xfc0307ff, WR_d
|RD_s
|RD_CC
|FP_S
|FP_D
, 0, I4
|I32
},
827 {"movf.d", "D,S,N", 0x46200011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_D
, 0, I4
|I32
},
828 {"movf.l", "D,S,N", 0x46a00011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_D
, 0, MX
|SB1
},
829 {"movf.l", "X,Y,N", 0x46a00011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_D
, 0, MX
|SB1
},
830 {"movf.s", "D,S,N", 0x46000011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_S
, 0, I4
|I32
},
831 {"movf.ps", "D,S,N", 0x46c00011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_D
, 0, I5
|I33
},
832 {"movn", "d,v,t", 0x0000000b, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I4
|I32
},
833 {"ffc", "d,v", 0x0000000b, 0xfc1f07ff, WR_d
|RD_s
, 0, L1
},
834 {"movn.d", "D,S,t", 0x46200013, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_D
, 0, I4
|I32
},
835 {"movn.l", "D,S,t", 0x46a00013, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_D
, 0, MX
|SB1
},
836 {"movn.l", "X,Y,t", 0x46a00013, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_D
, 0, MX
|SB1
},
837 {"movn.s", "D,S,t", 0x46000013, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_S
, 0, I4
|I32
},
838 {"movn.ps", "D,S,t", 0x46c00013, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_D
, 0, I5
|I33
},
839 {"movt", "d,s,N", 0x00010001, 0xfc0307ff, WR_d
|RD_s
|RD_CC
|FP_S
|FP_D
, 0, I4
|I32
},
840 {"movt.d", "D,S,N", 0x46210011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_D
, 0, I4
|I32
},
841 {"movt.l", "D,S,N", 0x46a10011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_D
, 0, MX
|SB1
},
842 {"movt.l", "X,Y,N", 0x46a10011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_D
, 0, MX
|SB1
},
843 {"movt.s", "D,S,N", 0x46010011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_S
, 0, I4
|I32
},
844 {"movt.ps", "D,S,N", 0x46c10011, 0xffe3003f, WR_D
|RD_S
|RD_CC
|FP_D
, 0, I5
|I33
},
845 {"movz", "d,v,t", 0x0000000a, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I4
|I32
},
846 {"ffs", "d,v", 0x0000000a, 0xfc1f07ff, WR_d
|RD_s
, 0, L1
},
847 {"movz.d", "D,S,t", 0x46200012, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_D
, 0, I4
|I32
},
848 {"movz.l", "D,S,t", 0x46a00012, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_D
, 0, MX
|SB1
},
849 {"movz.l", "X,Y,t", 0x46a00012, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_D
, 0, MX
|SB1
},
850 {"movz.s", "D,S,t", 0x46000012, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_S
, 0, I4
|I32
},
851 {"movz.ps", "D,S,t", 0x46c00012, 0xffe0003f, WR_D
|RD_S
|RD_t
|FP_D
, 0, I5
|I33
},
852 {"msac", "d,s,t", 0x000001d8, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
853 {"msacu", "d,s,t", 0x000001d9, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
854 {"msachi", "d,s,t", 0x000003d8, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
855 {"msachiu", "d,s,t", 0x000003d9, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
856 /* move is at the top of the table. */
857 {"msgn.qh", "X,Y,Q", 0x78200000, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
858 {"msub.d", "D,R,S,T", 0x4c000029, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_D
, 0, I4
|I33
},
859 {"msub.s", "D,R,S,T", 0x4c000028, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_S
, 0, I4
|I33
},
860 {"msub.ps", "D,R,S,T", 0x4c00002e, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_D
, 0, I5
|I33
},
861 {"msub", "s,t", 0x0000001e, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, L1
},
862 {"msub", "s,t", 0x70000004, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, I32
|N55
},
863 {"msub", "7,s,t", 0x70000004, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
864 {"msubu", "s,t", 0x0000001f, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, L1
},
865 {"msubu", "s,t", 0x70000005, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, I32
|N55
},
866 {"msubu", "7,s,t", 0x70000005, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
867 {"mtpc", "t,P", 0x4080c801, 0xffe0ffc1, COD
|RD_t
|WR_C0
, 0, M1
|N5
},
868 {"mtps", "t,P", 0x4080c800, 0xffe0ffc1, COD
|RD_t
|WR_C0
, 0, M1
|N5
},
869 {"mtc0", "t,G", 0x40800000, 0xffe007ff, COD
|RD_t
|WR_C0
|WR_CC
, 0, I1
},
870 {"mtc0", "t,+D", 0x40800000, 0xffe007f8, COD
|RD_t
|WR_C0
|WR_CC
, 0, I32
},
871 {"mtc0", "t,G,H", 0x40800000, 0xffe007f8, COD
|RD_t
|WR_C0
|WR_CC
, 0, I32
},
872 {"mtc1", "t,S", 0x44800000, 0xffe007ff, COD
|RD_t
|WR_S
|FP_S
, 0, I1
},
873 {"mtc1", "t,G", 0x44800000, 0xffe007ff, COD
|RD_t
|WR_S
|FP_S
, 0, I1
},
874 {"mthc1", "t,S", 0x44e00000, 0xffe007ff, COD
|RD_t
|WR_S
|FP_D
, 0, I33
},
875 {"mthc1", "t,G", 0x44e00000, 0xffe007ff, COD
|RD_t
|WR_S
|FP_D
, 0, I33
},
876 /* mtc2 is at the bottom of the table. */
877 /* mthc2 is at the bottom of the table. */
878 /* mtc3 is at the bottom of the table. */
879 {"mtdr", "t,G", 0x7080003d, 0xffe007ff, COD
|RD_t
|WR_C0
, 0, N5
},
880 {"mthi", "s", 0x00000011, 0xfc1fffff, RD_s
|WR_HI
, 0, I1
},
881 {"mthi", "s,7", 0x00000011, 0xfc1fe7ff, RD_s
|WR_HI
, 0, D32
},
882 {"mtlo", "s", 0x00000013, 0xfc1fffff, RD_s
|WR_LO
, 0, I1
},
883 {"mtlo", "s,7", 0x00000013, 0xfc1fe7ff, RD_s
|WR_LO
, 0, D32
},
884 {"mtlhx", "s", 0x00000053, 0xfc1fffff, RD_s
|MOD_HILO
, 0, SMT
},
885 {"mttc0", "t,G", 0x41800000, 0xffe007ff, TRAP
|COD
|RD_t
|WR_C0
|WR_CC
, 0, MT32
},
886 {"mttc0", "t,+D", 0x41800000, 0xffe007f8, TRAP
|COD
|RD_t
|WR_C0
|WR_CC
, 0, MT32
},
887 {"mttc0", "t,G,H", 0x41800000, 0xffe007f8, TRAP
|COD
|RD_t
|WR_C0
|WR_CC
, 0, MT32
},
888 {"mttc1", "t,S", 0x41800022, 0xffe007ff, TRAP
|COD
|RD_t
|WR_S
|FP_S
, 0, MT32
},
889 {"mttc1", "t,G", 0x41800022, 0xffe007ff, TRAP
|COD
|RD_t
|WR_S
|FP_S
, 0, MT32
},
890 {"mttc2", "t,g", 0x41800024, 0xffe007ff, TRAP
|COD
|RD_t
|WR_C2
|WR_CC
, 0, MT32
},
891 {"mttacx", "t", 0x41801021, 0xffe0ffff, TRAP
|WR_a
|RD_t
, 0, MT32
},
892 {"mttacx", "t,&", 0x41801021, 0xffe09fff, TRAP
|WR_a
|RD_t
, 0, MT32
},
893 {"mttdsp", "t", 0x41808021, 0xffe0ffff, TRAP
|RD_t
, 0, MT32
},
894 {"mttgpr", "t,d", 0x41800020, 0xffe007ff, TRAP
|WR_d
|RD_t
, 0, MT32
},
895 {"mtthc1", "t,S", 0x41800032, 0xffe007ff, TRAP
|COD
|RD_t
|WR_S
|FP_D
, 0, MT32
},
896 {"mtthc1", "t,G", 0x41800032, 0xffe007ff, TRAP
|COD
|RD_t
|WR_S
|FP_D
, 0, MT32
},
897 {"mtthc2", "t,g", 0x41800034, 0xffe007ff, TRAP
|COD
|RD_t
|WR_C2
|WR_CC
, 0, MT32
},
898 {"mtthi", "t", 0x41800821, 0xffe0ffff, TRAP
|WR_a
|RD_t
, 0, MT32
},
899 {"mtthi", "t,&", 0x41800821, 0xffe09fff, TRAP
|WR_a
|RD_t
, 0, MT32
},
900 {"mttlo", "t", 0x41800021, 0xffe0ffff, TRAP
|WR_a
|RD_t
, 0, MT32
},
901 {"mttlo", "t,&", 0x41800021, 0xffe09fff, TRAP
|WR_a
|RD_t
, 0, MT32
},
902 {"mttr", "t,d,!,H,$", 0x41800000, 0xffe007c8, TRAP
|RD_t
, 0, MT32
},
903 {"mul.d", "D,V,T", 0x46200002, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I1
},
904 {"mul.s", "D,V,T", 0x46000002, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
, 0, I1
},
905 {"mul.ob", "X,Y,Q", 0x78000030, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
906 {"mul.ob", "D,S,T", 0x4ac00030, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
907 {"mul.ob", "D,S,T[e]", 0x48000030, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
908 {"mul.ob", "D,S,k", 0x4bc00030, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
909 {"mul.ps", "D,V,T", 0x46c00002, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I5
|I33
},
910 {"mul.qh", "X,Y,Q", 0x78200030, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
911 {"mul", "d,v,t", 0x70000002, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, I32
|P3
|N55
},
912 {"mul", "d,s,t", 0x00000058, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N54
},
913 {"mul", "d,v,t", 0, (int) M_MUL
, INSN_MACRO
, 0, I1
},
914 {"mul", "d,v,I", 0, (int) M_MUL_I
, INSN_MACRO
, 0, I1
},
915 {"mula.ob", "Y,Q", 0x78000033, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
916 {"mula.ob", "S,T", 0x4ac00033, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
917 {"mula.ob", "S,T[e]", 0x48000033, 0xfe2007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
918 {"mula.ob", "S,k", 0x4bc00033, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
919 {"mula.qh", "Y,Q", 0x78200033, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
920 {"mulhi", "d,s,t", 0x00000258, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
921 {"mulhiu", "d,s,t", 0x00000259, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
922 {"mull.ob", "Y,Q", 0x78000433, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
923 {"mull.ob", "S,T", 0x4ac00433, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
924 {"mull.ob", "S,T[e]", 0x48000433, 0xfe2007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
925 {"mull.ob", "S,k", 0x4bc00433, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
926 {"mull.qh", "Y,Q", 0x78200433, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
927 {"mulo", "d,v,t", 0, (int) M_MULO
, INSN_MACRO
, 0, I1
},
928 {"mulo", "d,v,I", 0, (int) M_MULO_I
, INSN_MACRO
, 0, I1
},
929 {"mulou", "d,v,t", 0, (int) M_MULOU
, INSN_MACRO
, 0, I1
},
930 {"mulou", "d,v,I", 0, (int) M_MULOU_I
, INSN_MACRO
, 0, I1
},
931 {"mulr.ps", "D,S,T", 0x46c0001a, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, M3D
},
932 {"muls", "d,s,t", 0x000000d8, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
933 {"mulsu", "d,s,t", 0x000000d9, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
934 {"mulshi", "d,s,t", 0x000002d8, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
935 {"mulshiu", "d,s,t", 0x000002d9, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
936 {"muls.ob", "Y,Q", 0x78000032, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
937 {"muls.ob", "S,T", 0x4ac00032, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
938 {"muls.ob", "S,T[e]", 0x48000032, 0xfe2007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
939 {"muls.ob", "S,k", 0x4bc00032, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
940 {"muls.qh", "Y,Q", 0x78200032, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
941 {"mulsl.ob", "Y,Q", 0x78000432, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
942 {"mulsl.ob", "S,T", 0x4ac00432, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
943 {"mulsl.ob", "S,T[e]", 0x48000432, 0xfe2007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
944 {"mulsl.ob", "S,k", 0x4bc00432, 0xffe007ff, WR_CC
|RD_S
|RD_T
, 0, N54
},
945 {"mulsl.qh", "Y,Q", 0x78200432, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
946 {"mult", "s,t", 0x00000018, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
|IS_M
, 0, I1
},
947 {"mult", "7,s,t", 0x00000018, 0xfc00e7ff, WR_a
|RD_s
|RD_t
, 0, D33
},
948 {"mult", "d,s,t", 0x00000018, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
|IS_M
, 0, G1
},
949 {"multp", "s,t", 0x00000459, 0xfc00ffff, RD_s
|RD_t
|MOD_HILO
, 0, SMT
},
950 {"multu", "s,t", 0x00000019, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
|IS_M
, 0, I1
},
951 {"multu", "7,s,t", 0x00000019, 0xfc00e7ff, WR_a
|RD_s
|RD_t
, 0, D33
},
952 {"multu", "d,s,t", 0x00000019, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
|IS_M
, 0, G1
},
953 {"mulu", "d,s,t", 0x00000059, 0xfc0007ff, RD_s
|RD_t
|WR_HILO
|WR_d
, 0, N5
},
954 {"neg", "d,w", 0x00000022, 0xffe007ff, WR_d
|RD_t
, 0, I1
}, /* sub 0 */
955 {"negu", "d,w", 0x00000023, 0xffe007ff, WR_d
|RD_t
, 0, I1
}, /* subu 0 */
956 {"neg.d", "D,V", 0x46200007, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I1
},
957 {"neg.s", "D,V", 0x46000007, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I1
},
958 {"neg.ps", "D,V", 0x46c00007, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I5
|I33
},
959 {"nmadd.d", "D,R,S,T", 0x4c000031, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_D
, 0, I4
|I33
},
960 {"nmadd.s", "D,R,S,T", 0x4c000030, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_S
, 0, I4
|I33
},
961 {"nmadd.ps","D,R,S,T", 0x4c000036, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_D
, 0, I5
|I33
},
962 {"nmsub.d", "D,R,S,T", 0x4c000039, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_D
, 0, I4
|I33
},
963 {"nmsub.s", "D,R,S,T", 0x4c000038, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_S
, 0, I4
|I33
},
964 {"nmsub.ps","D,R,S,T", 0x4c00003e, 0xfc00003f, RD_R
|RD_S
|RD_T
|WR_D
|FP_D
, 0, I5
|I33
},
965 /* nop is at the start of the table. */
966 {"nor", "d,v,t", 0x00000027, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
967 {"nor", "t,r,I", 0, (int) M_NOR_I
, INSN_MACRO
, 0, I1
},
968 {"nor.ob", "X,Y,Q", 0x7800000f, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
969 {"nor.ob", "D,S,T", 0x4ac0000f, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
970 {"nor.ob", "D,S,T[e]", 0x4800000f, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
971 {"nor.ob", "D,S,k", 0x4bc0000f, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
972 {"nor.qh", "X,Y,Q", 0x7820000f, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
973 {"not", "d,v", 0x00000027, 0xfc1f07ff, WR_d
|RD_s
|RD_t
, 0, I1
},/*nor d,s,0*/
974 {"or", "d,v,t", 0x00000025, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
975 {"or", "t,r,I", 0, (int) M_OR_I
, INSN_MACRO
, 0, I1
},
976 {"or.ob", "X,Y,Q", 0x7800000e, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
977 {"or.ob", "D,S,T", 0x4ac0000e, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
978 {"or.ob", "D,S,T[e]", 0x4800000e, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
979 {"or.ob", "D,S,k", 0x4bc0000e, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
980 {"or.qh", "X,Y,Q", 0x7820000e, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
981 {"ori", "t,r,i", 0x34000000, 0xfc000000, WR_t
|RD_s
, 0, I1
},
982 {"pabsdiff.ob", "X,Y,Q",0x78000009, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, SB1
},
983 {"pabsdiffc.ob", "Y,Q", 0x78000035, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, SB1
},
984 {"pavg.ob", "X,Y,Q", 0x78000008, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, SB1
},
985 {"pickf.ob", "X,Y,Q", 0x78000002, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
986 {"pickf.ob", "D,S,T", 0x4ac00002, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
987 {"pickf.ob", "D,S,T[e]",0x48000002, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
988 {"pickf.ob", "D,S,k", 0x4bc00002, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
989 {"pickf.qh", "X,Y,Q", 0x78200002, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
990 {"pickt.ob", "X,Y,Q", 0x78000003, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
991 {"pickt.ob", "D,S,T", 0x4ac00003, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
992 {"pickt.ob", "D,S,T[e]",0x48000003, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
993 {"pickt.ob", "D,S,k", 0x4bc00003, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
994 {"pickt.qh", "X,Y,Q", 0x78200003, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
995 {"pll.ps", "D,V,T", 0x46c0002c, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I5
|I33
},
996 {"plu.ps", "D,V,T", 0x46c0002d, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I5
|I33
},
997 /* pref and prefx are at the start of the table. */
998 {"pul.ps", "D,V,T", 0x46c0002e, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I5
|I33
},
999 {"puu.ps", "D,V,T", 0x46c0002f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I5
|I33
},
1000 {"pperm", "s,t", 0x70000481, 0xfc00ffff, MOD_HILO
|RD_s
|RD_t
, 0, SMT
},
1001 {"rach.ob", "X", 0x7a00003f, 0xfffff83f, WR_D
|FP_D
, RD_MACC
, MX
|SB1
},
1002 {"rach.ob", "D", 0x4a00003f, 0xfffff83f, WR_D
, 0, N54
},
1003 {"rach.qh", "X", 0x7a20003f, 0xfffff83f, WR_D
|FP_D
, RD_MACC
, MX
},
1004 {"racl.ob", "X", 0x7800003f, 0xfffff83f, WR_D
|FP_D
, RD_MACC
, MX
|SB1
},
1005 {"racl.ob", "D", 0x4800003f, 0xfffff83f, WR_D
, 0, N54
},
1006 {"racl.qh", "X", 0x7820003f, 0xfffff83f, WR_D
|FP_D
, RD_MACC
, MX
},
1007 {"racm.ob", "X", 0x7900003f, 0xfffff83f, WR_D
|FP_D
, RD_MACC
, MX
|SB1
},
1008 {"racm.ob", "D", 0x4900003f, 0xfffff83f, WR_D
, 0, N54
},
1009 {"racm.qh", "X", 0x7920003f, 0xfffff83f, WR_D
|FP_D
, RD_MACC
, MX
},
1010 {"recip.d", "D,S", 0x46200015, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I4
|I33
},
1011 {"recip.ps","D,S", 0x46c00015, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, SB1
},
1012 {"recip.s", "D,S", 0x46000015, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I4
|I33
},
1013 {"recip1.d", "D,S", 0x4620001d, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, M3D
},
1014 {"recip1.ps", "D,S", 0x46c0001d, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, M3D
},
1015 {"recip1.s", "D,S", 0x4600001d, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, M3D
},
1016 {"recip2.d", "D,S,T", 0x4620001c, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, M3D
},
1017 {"recip2.ps", "D,S,T", 0x46c0001c, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
, 0, M3D
},
1018 {"recip2.s", "D,S,T", 0x4600001c, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
, 0, M3D
},
1019 {"rem", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I1
},
1020 {"rem", "d,v,t", 0, (int) M_REM_3
, INSN_MACRO
, 0, I1
},
1021 {"rem", "d,v,I", 0, (int) M_REM_3I
, INSN_MACRO
, 0, I1
},
1022 {"remu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s
|RD_t
|WR_HILO
, 0, I1
},
1023 {"remu", "d,v,t", 0, (int) M_REMU_3
, INSN_MACRO
, 0, I1
},
1024 {"remu", "d,v,I", 0, (int) M_REMU_3I
, INSN_MACRO
, 0, I1
},
1025 {"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t
, 0, I33
},
1026 {"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d
, 0, I33
},
1027 {"rfe", "", 0x42000010, 0xffffffff, 0, 0, I1
|T3
},
1028 {"rnas.qh", "X,Q", 0x78200025, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
},
1029 {"rnau.ob", "X,Q", 0x78000021, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
|SB1
},
1030 {"rnau.qh", "X,Q", 0x78200021, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
},
1031 {"rnes.qh", "X,Q", 0x78200026, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
},
1032 {"rneu.ob", "X,Q", 0x78000022, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
|SB1
},
1033 {"rneu.qh", "X,Q", 0x78200022, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
},
1034 {"rol", "d,v,t", 0, (int) M_ROL
, INSN_MACRO
, 0, I1
},
1035 {"rol", "d,v,I", 0, (int) M_ROL_I
, INSN_MACRO
, 0, I1
},
1036 {"ror", "d,v,t", 0, (int) M_ROR
, INSN_MACRO
, 0, I1
},
1037 {"ror", "d,v,I", 0, (int) M_ROR_I
, INSN_MACRO
, 0, I1
},
1038 {"ror", "d,w,<", 0x00200002, 0xffe0003f, WR_d
|RD_t
, 0, N5
|I33
|SMT
},
1039 {"rorv", "d,t,s", 0x00000046, 0xfc0007ff, RD_t
|RD_s
|WR_d
, 0, N5
|I33
|SMT
},
1040 {"rotl", "d,v,t", 0, (int) M_ROL
, INSN_MACRO
, 0, I33
|SMT
},
1041 {"rotl", "d,v,I", 0, (int) M_ROL_I
, INSN_MACRO
, 0, I33
|SMT
},
1042 {"rotr", "d,v,t", 0, (int) M_ROR
, INSN_MACRO
, 0, I33
|SMT
},
1043 {"rotr", "d,v,I", 0, (int) M_ROR_I
, INSN_MACRO
, 0, I33
|SMT
},
1044 {"rotrv", "d,t,s", 0x00000046, 0xfc0007ff, RD_t
|RD_s
|WR_d
, 0, I33
|SMT
},
1045 {"round.l.d", "D,S", 0x46200008, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I3
|I33
},
1046 {"round.l.s", "D,S", 0x46000008, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I3
|I33
},
1047 {"round.w.d", "D,S", 0x4620000c, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I2
},
1048 {"round.w.s", "D,S", 0x4600000c, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I2
},
1049 {"rsqrt.d", "D,S", 0x46200016, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I4
|I33
},
1050 {"rsqrt.ps","D,S", 0x46c00016, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, SB1
},
1051 {"rsqrt.s", "D,S", 0x46000016, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I4
|I33
},
1052 {"rsqrt1.d", "D,S", 0x4620001e, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, M3D
},
1053 {"rsqrt1.ps", "D,S", 0x46c0001e, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, M3D
},
1054 {"rsqrt1.s", "D,S", 0x4600001e, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, M3D
},
1055 {"rsqrt2.d", "D,S,T", 0x4620001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, M3D
},
1056 {"rsqrt2.ps", "D,S,T", 0x46c0001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
, 0, M3D
},
1057 {"rsqrt2.s", "D,S,T", 0x4600001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
, 0, M3D
},
1058 {"rzs.qh", "X,Q", 0x78200024, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
},
1059 {"rzu.ob", "X,Q", 0x78000020, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
|SB1
},
1060 {"rzu.ob", "D,k", 0x4bc00020, 0xffe0f83f, WR_D
|RD_S
|RD_T
, 0, N54
},
1061 {"rzu.qh", "X,Q", 0x78200020, 0xfc20f83f, WR_D
|RD_T
|FP_D
, RD_MACC
, MX
},
1062 {"sb", "t,o(b)", 0xa0000000, 0xfc000000, SM
|RD_t
|RD_b
, 0, I1
},
1063 {"sb", "t,A(b)", 0, (int) M_SB_AB
, INSN_MACRO
, 0, I1
},
1064 {"sc", "t,o(b)", 0xe0000000, 0xfc000000, SM
|RD_t
|WR_t
|RD_b
, 0, I2
},
1065 {"sc", "t,A(b)", 0, (int) M_SC_AB
, INSN_MACRO
, 0, I2
},
1066 {"scd", "t,o(b)", 0xf0000000, 0xfc000000, SM
|RD_t
|WR_t
|RD_b
, 0, I3
},
1067 {"scd", "t,A(b)", 0, (int) M_SCD_AB
, INSN_MACRO
, 0, I3
},
1068 {"sd", "t,o(b)", 0xfc000000, 0xfc000000, SM
|RD_t
|RD_b
, 0, I3
},
1069 {"sd", "t,o(b)", 0, (int) M_SD_OB
, INSN_MACRO
, 0, I1
},
1070 {"sd", "t,A(b)", 0, (int) M_SD_AB
, INSN_MACRO
, 0, I1
},
1071 {"sdbbp", "", 0x0000000e, 0xffffffff, TRAP
, 0, G2
},
1072 {"sdbbp", "c", 0x0000000e, 0xfc00ffff, TRAP
, 0, G2
},
1073 {"sdbbp", "c,q", 0x0000000e, 0xfc00003f, TRAP
, 0, G2
},
1074 {"sdbbp", "", 0x7000003f, 0xffffffff, TRAP
, 0, I32
},
1075 {"sdbbp", "B", 0x7000003f, 0xfc00003f, TRAP
, 0, I32
},
1076 {"sdc1", "T,o(b)", 0xf4000000, 0xfc000000, SM
|RD_T
|RD_b
|FP_D
, 0, I2
},
1077 {"sdc1", "E,o(b)", 0xf4000000, 0xfc000000, SM
|RD_T
|RD_b
|FP_D
, 0, I2
},
1078 {"sdc1", "T,A(b)", 0, (int) M_SDC1_AB
, INSN_MACRO
, 0, I2
},
1079 {"sdc1", "E,A(b)", 0, (int) M_SDC1_AB
, INSN_MACRO
, 0, I2
},
1080 {"sdc2", "E,o(b)", 0xf8000000, 0xfc000000, SM
|RD_C2
|RD_b
, 0, I2
},
1081 {"sdc2", "E,A(b)", 0, (int) M_SDC2_AB
, INSN_MACRO
, 0, I2
},
1082 {"sdc3", "E,o(b)", 0xfc000000, 0xfc000000, SM
|RD_C3
|RD_b
, 0, I2
},
1083 {"sdc3", "E,A(b)", 0, (int) M_SDC3_AB
, INSN_MACRO
, 0, I2
},
1084 {"s.d", "T,o(b)", 0xf4000000, 0xfc000000, SM
|RD_T
|RD_b
|FP_D
, 0, I2
},
1085 {"s.d", "T,o(b)", 0, (int) M_S_DOB
, INSN_MACRO
, 0, I1
},
1086 {"s.d", "T,A(b)", 0, (int) M_S_DAB
, INSN_MACRO
, 0, I1
},
1087 {"sdl", "t,o(b)", 0xb0000000, 0xfc000000, SM
|RD_t
|RD_b
, 0, I3
},
1088 {"sdl", "t,A(b)", 0, (int) M_SDL_AB
, INSN_MACRO
, 0, I3
},
1089 {"sdr", "t,o(b)", 0xb4000000, 0xfc000000, SM
|RD_t
|RD_b
, 0, I3
},
1090 {"sdr", "t,A(b)", 0, (int) M_SDR_AB
, INSN_MACRO
, 0, I3
},
1091 {"sdxc1", "S,t(b)", 0x4c000009, 0xfc0007ff, SM
|RD_S
|RD_t
|RD_b
|FP_D
, 0, I4
|I33
},
1092 {"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d
|RD_t
, 0, I33
},
1093 {"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d
|RD_t
, 0, I33
},
1094 {"selsl", "d,v,t", 0x00000005, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, L1
},
1095 {"selsr", "d,v,t", 0x00000001, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, L1
},
1096 {"seq", "d,v,t", 0, (int) M_SEQ
, INSN_MACRO
, 0, I1
},
1097 {"seq", "d,v,I", 0, (int) M_SEQ_I
, INSN_MACRO
, 0, I1
},
1098 {"sge", "d,v,t", 0, (int) M_SGE
, INSN_MACRO
, 0, I1
},
1099 {"sge", "d,v,I", 0, (int) M_SGE_I
, INSN_MACRO
, 0, I1
},
1100 {"sgeu", "d,v,t", 0, (int) M_SGEU
, INSN_MACRO
, 0, I1
},
1101 {"sgeu", "d,v,I", 0, (int) M_SGEU_I
, INSN_MACRO
, 0, I1
},
1102 {"sgt", "d,v,t", 0, (int) M_SGT
, INSN_MACRO
, 0, I1
},
1103 {"sgt", "d,v,I", 0, (int) M_SGT_I
, INSN_MACRO
, 0, I1
},
1104 {"sgtu", "d,v,t", 0, (int) M_SGTU
, INSN_MACRO
, 0, I1
},
1105 {"sgtu", "d,v,I", 0, (int) M_SGTU_I
, INSN_MACRO
, 0, I1
},
1106 {"sh", "t,o(b)", 0xa4000000, 0xfc000000, SM
|RD_t
|RD_b
, 0, I1
},
1107 {"sh", "t,A(b)", 0, (int) M_SH_AB
, INSN_MACRO
, 0, I1
},
1108 {"shfl.bfla.qh", "X,Y,Z", 0x7a20001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1109 {"shfl.mixh.ob", "X,Y,Z", 0x7980001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
1110 {"shfl.mixh.ob", "D,S,T", 0x4980001f, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1111 {"shfl.mixh.qh", "X,Y,Z", 0x7820001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1112 {"shfl.mixl.ob", "X,Y,Z", 0x79c0001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
1113 {"shfl.mixl.ob", "D,S,T", 0x49c0001f, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1114 {"shfl.mixl.qh", "X,Y,Z", 0x78a0001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1115 {"shfl.pach.ob", "X,Y,Z", 0x7900001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
1116 {"shfl.pach.ob", "D,S,T", 0x4900001f, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1117 {"shfl.pach.qh", "X,Y,Z", 0x7920001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1118 {"shfl.pacl.ob", "D,S,T", 0x4940001f, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1119 {"shfl.repa.qh", "X,Y,Z", 0x7b20001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1120 {"shfl.repb.qh", "X,Y,Z", 0x7ba0001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1121 {"shfl.upsl.ob", "X,Y,Z", 0x78c0001f, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
1122 {"sle", "d,v,t", 0, (int) M_SLE
, INSN_MACRO
, 0, I1
},
1123 {"sle", "d,v,I", 0, (int) M_SLE_I
, INSN_MACRO
, 0, I1
},
1124 {"sleu", "d,v,t", 0, (int) M_SLEU
, INSN_MACRO
, 0, I1
},
1125 {"sleu", "d,v,I", 0, (int) M_SLEU_I
, INSN_MACRO
, 0, I1
},
1126 {"sllv", "d,t,s", 0x00000004, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I1
},
1127 {"sll", "d,w,s", 0x00000004, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I1
}, /* sllv */
1128 {"sll", "d,w,<", 0x00000000, 0xffe0003f, WR_d
|RD_t
, 0, I1
},
1129 {"sll.ob", "X,Y,Q", 0x78000010, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
1130 {"sll.ob", "D,S,T[e]", 0x48000010, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1131 {"sll.ob", "D,S,k", 0x4bc00010, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1132 {"sll.qh", "X,Y,Q", 0x78200010, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1133 {"slt", "d,v,t", 0x0000002a, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
1134 {"slt", "d,v,I", 0, (int) M_SLT_I
, INSN_MACRO
, 0, I1
},
1135 {"slti", "t,r,j", 0x28000000, 0xfc000000, WR_t
|RD_s
, 0, I1
},
1136 {"sltiu", "t,r,j", 0x2c000000, 0xfc000000, WR_t
|RD_s
, 0, I1
},
1137 {"sltu", "d,v,t", 0x0000002b, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
1138 {"sltu", "d,v,I", 0, (int) M_SLTU_I
, INSN_MACRO
, 0, I1
},
1139 {"sne", "d,v,t", 0, (int) M_SNE
, INSN_MACRO
, 0, I1
},
1140 {"sne", "d,v,I", 0, (int) M_SNE_I
, INSN_MACRO
, 0, I1
},
1141 {"sqrt.d", "D,S", 0x46200004, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I2
},
1142 {"sqrt.s", "D,S", 0x46000004, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I2
},
1143 {"sqrt.ps", "D,S", 0x46c00004, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, SB1
},
1144 {"srav", "d,t,s", 0x00000007, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I1
},
1145 {"sra", "d,w,s", 0x00000007, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I1
}, /* srav */
1146 {"sra", "d,w,<", 0x00000003, 0xffe0003f, WR_d
|RD_t
, 0, I1
},
1147 {"sra.qh", "X,Y,Q", 0x78200013, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1148 {"srlv", "d,t,s", 0x00000006, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I1
},
1149 {"srl", "d,w,s", 0x00000006, 0xfc0007ff, WR_d
|RD_t
|RD_s
, 0, I1
}, /* srlv */
1150 {"srl", "d,w,<", 0x00000002, 0xffe0003f, WR_d
|RD_t
, 0, I1
},
1151 {"srl.ob", "X,Y,Q", 0x78000012, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
1152 {"srl.ob", "D,S,T[e]", 0x48000012, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1153 {"srl.ob", "D,S,k", 0x4bc00012, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1154 {"srl.qh", "X,Y,Q", 0x78200012, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1155 /* ssnop is at the start of the table. */
1156 {"standby", "", 0x42000021, 0xffffffff, 0, 0, V1
},
1157 {"sub", "d,v,t", 0x00000022, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
1158 {"sub", "d,v,I", 0, (int) M_SUB_I
, INSN_MACRO
, 0, I1
},
1159 {"sub.d", "D,V,T", 0x46200001, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I1
},
1160 {"sub.s", "D,V,T", 0x46000001, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_S
, 0, I1
},
1161 {"sub.ob", "X,Y,Q", 0x7800000a, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
1162 {"sub.ob", "D,S,T", 0x4ac0000a, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1163 {"sub.ob", "D,S,T[e]", 0x4800000a, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1164 {"sub.ob", "D,S,k", 0x4bc0000a, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1165 {"sub.ps", "D,V,T", 0x46c00001, 0xffe0003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, I5
|I33
},
1166 {"sub.qh", "X,Y,Q", 0x7820000a, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1167 {"suba.ob", "Y,Q", 0x78000036, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
1168 {"suba.qh", "Y,Q", 0x78200036, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
1169 {"subl.ob", "Y,Q", 0x78000436, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
1170 {"subl.qh", "Y,Q", 0x78200436, 0xfc2007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
1171 {"subu", "d,v,t", 0x00000023, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
1172 {"subu", "d,v,I", 0, (int) M_SUBU_I
, INSN_MACRO
, 0, I1
},
1173 {"suspend", "", 0x42000022, 0xffffffff, 0, 0, V1
},
1174 {"suxc1", "S,t(b)", 0x4c00000d, 0xfc0007ff, SM
|RD_S
|RD_t
|RD_b
, 0, I5
|I33
|N55
},
1175 {"sw", "t,o(b)", 0xac000000, 0xfc000000, SM
|RD_t
|RD_b
, 0, I1
},
1176 {"sw", "t,A(b)", 0, (int) M_SW_AB
, INSN_MACRO
, 0, I1
},
1177 {"swc0", "E,o(b)", 0xe0000000, 0xfc000000, SM
|RD_C0
|RD_b
, 0, I1
},
1178 {"swc0", "E,A(b)", 0, (int) M_SWC0_AB
, INSN_MACRO
, 0, I1
},
1179 {"swc1", "T,o(b)", 0xe4000000, 0xfc000000, SM
|RD_T
|RD_b
|FP_S
, 0, I1
},
1180 {"swc1", "E,o(b)", 0xe4000000, 0xfc000000, SM
|RD_T
|RD_b
|FP_S
, 0, I1
},
1181 {"swc1", "T,A(b)", 0, (int) M_SWC1_AB
, INSN_MACRO
, 0, I1
},
1182 {"swc1", "E,A(b)", 0, (int) M_SWC1_AB
, INSN_MACRO
, 0, I1
},
1183 {"s.s", "T,o(b)", 0xe4000000, 0xfc000000, SM
|RD_T
|RD_b
|FP_S
, 0, I1
}, /* swc1 */
1184 {"s.s", "T,A(b)", 0, (int) M_SWC1_AB
, INSN_MACRO
, 0, I1
},
1185 {"swc2", "E,o(b)", 0xe8000000, 0xfc000000, SM
|RD_C2
|RD_b
, 0, I1
},
1186 {"swc2", "E,A(b)", 0, (int) M_SWC2_AB
, INSN_MACRO
, 0, I1
},
1187 {"swc3", "E,o(b)", 0xec000000, 0xfc000000, SM
|RD_C3
|RD_b
, 0, I1
},
1188 {"swc3", "E,A(b)", 0, (int) M_SWC3_AB
, INSN_MACRO
, 0, I1
},
1189 {"swl", "t,o(b)", 0xa8000000, 0xfc000000, SM
|RD_t
|RD_b
, 0, I1
},
1190 {"swl", "t,A(b)", 0, (int) M_SWL_AB
, INSN_MACRO
, 0, I1
},
1191 {"scache", "t,o(b)", 0xa8000000, 0xfc000000, RD_t
|RD_b
, 0, I2
}, /* same */
1192 {"scache", "t,A(b)", 0, (int) M_SWL_AB
, INSN_MACRO
, 0, I2
}, /* as swl */
1193 {"swr", "t,o(b)", 0xb8000000, 0xfc000000, SM
|RD_t
|RD_b
, 0, I1
},
1194 {"swr", "t,A(b)", 0, (int) M_SWR_AB
, INSN_MACRO
, 0, I1
},
1195 {"invalidate", "t,o(b)",0xb8000000, 0xfc000000, RD_t
|RD_b
, 0, I2
}, /* same */
1196 {"invalidate", "t,A(b)",0, (int) M_SWR_AB
, INSN_MACRO
, 0, I2
}, /* as swr */
1197 {"swxc1", "S,t(b)", 0x4c000008, 0xfc0007ff, SM
|RD_S
|RD_t
|RD_b
|FP_S
, 0, I4
|I33
},
1198 {"sync", "", 0x0000000f, 0xffffffff, INSN_SYNC
, 0, I2
|G1
},
1199 {"sync.p", "", 0x0000040f, 0xffffffff, INSN_SYNC
, 0, I2
},
1200 {"sync.l", "", 0x0000000f, 0xffffffff, INSN_SYNC
, 0, I2
},
1201 {"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM
|RD_b
, 0, I33
},
1202 {"syscall", "", 0x0000000c, 0xffffffff, TRAP
, 0, I1
},
1203 {"syscall", "B", 0x0000000c, 0xfc00003f, TRAP
, 0, I1
},
1204 {"teqi", "s,j", 0x040c0000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
},
1205 {"teq", "s,t", 0x00000034, 0xfc00ffff, RD_s
|RD_t
|TRAP
, 0, I2
},
1206 {"teq", "s,t,q", 0x00000034, 0xfc00003f, RD_s
|RD_t
|TRAP
, 0, I2
},
1207 {"teq", "s,j", 0x040c0000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
}, /* teqi */
1208 {"teq", "s,I", 0, (int) M_TEQ_I
, INSN_MACRO
, 0, I2
},
1209 {"tgei", "s,j", 0x04080000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
},
1210 {"tge", "s,t", 0x00000030, 0xfc00ffff, RD_s
|RD_t
|TRAP
, 0, I2
},
1211 {"tge", "s,t,q", 0x00000030, 0xfc00003f, RD_s
|RD_t
|TRAP
, 0, I2
},
1212 {"tge", "s,j", 0x04080000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
}, /* tgei */
1213 {"tge", "s,I", 0, (int) M_TGE_I
, INSN_MACRO
, 0, I2
},
1214 {"tgeiu", "s,j", 0x04090000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
},
1215 {"tgeu", "s,t", 0x00000031, 0xfc00ffff, RD_s
|RD_t
|TRAP
, 0, I2
},
1216 {"tgeu", "s,t,q", 0x00000031, 0xfc00003f, RD_s
|RD_t
|TRAP
, 0, I2
},
1217 {"tgeu", "s,j", 0x04090000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
}, /* tgeiu */
1218 {"tgeu", "s,I", 0, (int) M_TGEU_I
, INSN_MACRO
, 0, I2
},
1219 {"tlbp", "", 0x42000008, 0xffffffff, INSN_TLB
, 0, I1
},
1220 {"tlbr", "", 0x42000001, 0xffffffff, INSN_TLB
, 0, I1
},
1221 {"tlbwi", "", 0x42000002, 0xffffffff, INSN_TLB
, 0, I1
},
1222 {"tlbwr", "", 0x42000006, 0xffffffff, INSN_TLB
, 0, I1
},
1223 {"tlti", "s,j", 0x040a0000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
},
1224 {"tlt", "s,t", 0x00000032, 0xfc00ffff, RD_s
|RD_t
|TRAP
, 0, I2
},
1225 {"tlt", "s,t,q", 0x00000032, 0xfc00003f, RD_s
|RD_t
|TRAP
, 0, I2
},
1226 {"tlt", "s,j", 0x040a0000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
}, /* tlti */
1227 {"tlt", "s,I", 0, (int) M_TLT_I
, INSN_MACRO
, 0, I2
},
1228 {"tltiu", "s,j", 0x040b0000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
},
1229 {"tltu", "s,t", 0x00000033, 0xfc00ffff, RD_s
|RD_t
|TRAP
, 0, I2
},
1230 {"tltu", "s,t,q", 0x00000033, 0xfc00003f, RD_s
|RD_t
|TRAP
, 0, I2
},
1231 {"tltu", "s,j", 0x040b0000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
}, /* tltiu */
1232 {"tltu", "s,I", 0, (int) M_TLTU_I
, INSN_MACRO
, 0, I2
},
1233 {"tnei", "s,j", 0x040e0000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
},
1234 {"tne", "s,t", 0x00000036, 0xfc00ffff, RD_s
|RD_t
|TRAP
, 0, I2
},
1235 {"tne", "s,t,q", 0x00000036, 0xfc00003f, RD_s
|RD_t
|TRAP
, 0, I2
},
1236 {"tne", "s,j", 0x040e0000, 0xfc1f0000, RD_s
|TRAP
, 0, I2
}, /* tnei */
1237 {"tne", "s,I", 0, (int) M_TNE_I
, INSN_MACRO
, 0, I2
},
1238 {"trunc.l.d", "D,S", 0x46200009, 0xffff003f, WR_D
|RD_S
|FP_D
, 0, I3
|I33
},
1239 {"trunc.l.s", "D,S", 0x46000009, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I3
|I33
},
1240 {"trunc.w.d", "D,S", 0x4620000d, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I2
},
1241 {"trunc.w.d", "D,S,x", 0x4620000d, 0xffff003f, WR_D
|RD_S
|FP_S
|FP_D
, 0, I2
},
1242 {"trunc.w.d", "D,S,t", 0, (int) M_TRUNCWD
, INSN_MACRO
, 0, I1
},
1243 {"trunc.w.s", "D,S", 0x4600000d, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I2
},
1244 {"trunc.w.s", "D,S,x", 0x4600000d, 0xffff003f, WR_D
|RD_S
|FP_S
, 0, I2
},
1245 {"trunc.w.s", "D,S,t", 0, (int) M_TRUNCWS
, INSN_MACRO
, 0, I1
},
1246 {"uld", "t,o(b)", 0, (int) M_ULD
, INSN_MACRO
, 0, I3
},
1247 {"uld", "t,A(b)", 0, (int) M_ULD_A
, INSN_MACRO
, 0, I3
},
1248 {"ulh", "t,o(b)", 0, (int) M_ULH
, INSN_MACRO
, 0, I1
},
1249 {"ulh", "t,A(b)", 0, (int) M_ULH_A
, INSN_MACRO
, 0, I1
},
1250 {"ulhu", "t,o(b)", 0, (int) M_ULHU
, INSN_MACRO
, 0, I1
},
1251 {"ulhu", "t,A(b)", 0, (int) M_ULHU_A
, INSN_MACRO
, 0, I1
},
1252 {"ulw", "t,o(b)", 0, (int) M_ULW
, INSN_MACRO
, 0, I1
},
1253 {"ulw", "t,A(b)", 0, (int) M_ULW_A
, INSN_MACRO
, 0, I1
},
1254 {"usd", "t,o(b)", 0, (int) M_USD
, INSN_MACRO
, 0, I3
},
1255 {"usd", "t,A(b)", 0, (int) M_USD_A
, INSN_MACRO
, 0, I3
},
1256 {"ush", "t,o(b)", 0, (int) M_USH
, INSN_MACRO
, 0, I1
},
1257 {"ush", "t,A(b)", 0, (int) M_USH_A
, INSN_MACRO
, 0, I1
},
1258 {"usw", "t,o(b)", 0, (int) M_USW
, INSN_MACRO
, 0, I1
},
1259 {"usw", "t,A(b)", 0, (int) M_USW_A
, INSN_MACRO
, 0, I1
},
1260 {"wach.ob", "Y", 0x7a00003e, 0xffff07ff, RD_S
|FP_D
, WR_MACC
, MX
|SB1
},
1261 {"wach.ob", "S", 0x4a00003e, 0xffff07ff, RD_S
, 0, N54
},
1262 {"wach.qh", "Y", 0x7a20003e, 0xffff07ff, RD_S
|FP_D
, WR_MACC
, MX
},
1263 {"wacl.ob", "Y,Z", 0x7800003e, 0xffe007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
|SB1
},
1264 {"wacl.ob", "S,T", 0x4800003e, 0xffe007ff, RD_S
|RD_T
, 0, N54
},
1265 {"wacl.qh", "Y,Z", 0x7820003e, 0xffe007ff, RD_S
|RD_T
|FP_D
, WR_MACC
, MX
},
1266 {"wait", "", 0x42000020, 0xffffffff, TRAP
, 0, I3
|I32
},
1267 {"wait", "J", 0x42000020, 0xfe00003f, TRAP
, 0, I32
|N55
},
1268 {"waiti", "", 0x42000020, 0xffffffff, TRAP
, 0, L1
},
1269 {"wrpgpr", "d,w", 0x41c00000, 0xffe007ff, RD_t
, 0, I33
},
1270 {"wsbh", "d,w", 0x7c0000a0, 0xffe007ff, WR_d
|RD_t
, 0, I33
},
1271 {"xor", "d,v,t", 0x00000026, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, I1
},
1272 {"xor", "t,r,I", 0, (int) M_XOR_I
, INSN_MACRO
, 0, I1
},
1273 {"xor.ob", "X,Y,Q", 0x7800000d, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
|SB1
},
1274 {"xor.ob", "D,S,T", 0x4ac0000d, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1275 {"xor.ob", "D,S,T[e]", 0x4800000d, 0xfe20003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1276 {"xor.ob", "D,S,k", 0x4bc0000d, 0xffe0003f, WR_D
|RD_S
|RD_T
, 0, N54
},
1277 {"xor.qh", "X,Y,Q", 0x7820000d, 0xfc20003f, WR_D
|RD_S
|RD_T
|FP_D
, 0, MX
},
1278 {"xori", "t,r,i", 0x38000000, 0xfc000000, WR_t
|RD_s
, 0, I1
},
1279 {"yield", "s", 0x7c000009, 0xfc1fffff, TRAP
|RD_s
, 0, MT32
},
1280 {"yield", "d,s", 0x7c000009, 0xfc1f07ff, TRAP
|WR_d
|RD_s
, 0, MT32
},
1282 /* User Defined Instruction. */
1283 {"udi0", "s,t,d,+1",0x70000010, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1284 {"udi0", "s,t,+2", 0x70000010, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1285 {"udi0", "s,+3", 0x70000010, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1286 {"udi0", "+4", 0x70000010, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1287 {"udi1", "s,t,d,+1",0x70000011, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1288 {"udi1", "s,t,+2", 0x70000011, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1289 {"udi1", "s,+3", 0x70000011, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1290 {"udi1", "+4", 0x70000011, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1291 {"udi2", "s,t,d,+1",0x70000012, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1292 {"udi2", "s,t,+2", 0x70000012, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1293 {"udi2", "s,+3", 0x70000012, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1294 {"udi2", "+4", 0x70000012, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1295 {"udi3", "s,t,d,+1",0x70000013, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1296 {"udi3", "s,t,+2", 0x70000013, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1297 {"udi3", "s,+3", 0x70000013, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1298 {"udi3", "+4", 0x70000013, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1299 {"udi4", "s,t,d,+1",0x70000014, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1300 {"udi4", "s,t,+2", 0x70000014, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1301 {"udi4", "s,+3", 0x70000014, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1302 {"udi4", "+4", 0x70000014, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1303 {"udi5", "s,t,d,+1",0x70000015, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1304 {"udi5", "s,t,+2", 0x70000015, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1305 {"udi5", "s,+3", 0x70000015, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1306 {"udi5", "+4", 0x70000015, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1307 {"udi6", "s,t,d,+1",0x70000016, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1308 {"udi6", "s,t,+2", 0x70000016, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1309 {"udi6", "s,+3", 0x70000016, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1310 {"udi6", "+4", 0x70000016, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1311 {"udi7", "s,t,d,+1",0x70000017, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1312 {"udi7", "s,t,+2", 0x70000017, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1313 {"udi7", "s,+3", 0x70000017, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1314 {"udi7", "+4", 0x70000017, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1315 {"udi8", "s,t,d,+1",0x70000018, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1316 {"udi8", "s,t,+2", 0x70000018, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1317 {"udi8", "s,+3", 0x70000018, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1318 {"udi8", "+4", 0x70000018, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1319 {"udi9", "s,t,d,+1",0x70000019, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1320 {"udi9", "s,t,+2", 0x70000019, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1321 {"udi9", "s,+3", 0x70000019, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1322 {"udi9", "+4", 0x70000019, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1323 {"udi10", "s,t,d,+1",0x7000001a, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1324 {"udi10", "s,t,+2", 0x7000001a, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1325 {"udi10", "s,+3", 0x7000001a, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1326 {"udi10", "+4", 0x7000001a, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1327 {"udi11", "s,t,d,+1",0x7000001b, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1328 {"udi11", "s,t,+2", 0x7000001b, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1329 {"udi11", "s,+3", 0x7000001b, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1330 {"udi11", "+4", 0x7000001b, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1331 {"udi12", "s,t,d,+1",0x7000001c, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1332 {"udi12", "s,t,+2", 0x7000001c, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1333 {"udi12", "s,+3", 0x7000001c, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1334 {"udi12", "+4", 0x7000001c, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1335 {"udi13", "s,t,d,+1",0x7000001d, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1336 {"udi13", "s,t,+2", 0x7000001d, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1337 {"udi13", "s,+3", 0x7000001d, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1338 {"udi13", "+4", 0x7000001d, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1339 {"udi14", "s,t,d,+1",0x7000001e, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1340 {"udi14", "s,t,+2", 0x7000001e, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1341 {"udi14", "s,+3", 0x7000001e, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1342 {"udi14", "+4", 0x7000001e, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1343 {"udi15", "s,t,d,+1",0x7000001f, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1344 {"udi15", "s,t,+2", 0x7000001f, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1345 {"udi15", "s,+3", 0x7000001f, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1346 {"udi15", "+4", 0x7000001f, 0xfc00003f, WR_d
|RD_s
|RD_t
, 0, I33
},
1348 /* Coprocessor 2 move/branch operations overlap with VR5400 .ob format
1349 instructions so they are here for the latters to take precedence. */
1350 {"bc2f", "p", 0x49000000, 0xffff0000, CBD
|RD_CC
, 0, I1
},
1351 {"bc2f", "N,p", 0x49000000, 0xffe30000, CBD
|RD_CC
, 0, I32
},
1352 {"bc2fl", "p", 0x49020000, 0xffff0000, CBL
|RD_CC
, 0, I2
|T3
},
1353 {"bc2fl", "N,p", 0x49020000, 0xffe30000, CBL
|RD_CC
, 0, I32
},
1354 {"bc2t", "p", 0x49010000, 0xffff0000, CBD
|RD_CC
, 0, I1
},
1355 {"bc2t", "N,p", 0x49010000, 0xffe30000, CBD
|RD_CC
, 0, I32
},
1356 {"bc2tl", "p", 0x49030000, 0xffff0000, CBL
|RD_CC
, 0, I2
|T3
},
1357 {"bc2tl", "N,p", 0x49030000, 0xffe30000, CBL
|RD_CC
, 0, I32
},
1358 {"cfc2", "t,G", 0x48400000, 0xffe007ff, LCD
|WR_t
|RD_C2
, 0, I1
},
1359 {"ctc2", "t,G", 0x48c00000, 0xffe007ff, COD
|RD_t
|WR_CC
, 0, I1
},
1360 {"dmfc2", "t,G", 0x48200000, 0xffe007ff, LCD
|WR_t
|RD_C2
, 0, I3
},
1361 {"dmfc2", "t,G,H", 0x48200000, 0xffe007f8, LCD
|WR_t
|RD_C2
, 0, I64
},
1362 {"dmtc2", "t,G", 0x48a00000, 0xffe007ff, COD
|RD_t
|WR_C2
|WR_CC
, 0, I3
},
1363 {"dmtc2", "t,G,H", 0x48a00000, 0xffe007f8, COD
|RD_t
|WR_C2
|WR_CC
, 0, I64
},
1364 {"mfc2", "t,G", 0x48000000, 0xffe007ff, LCD
|WR_t
|RD_C2
, 0, I1
},
1365 {"mfc2", "t,G,H", 0x48000000, 0xffe007f8, LCD
|WR_t
|RD_C2
, 0, I32
},
1366 {"mfhc2", "t,G", 0x48600000, 0xffe007ff, LCD
|WR_t
|RD_C2
, 0, I33
},
1367 {"mfhc2", "t,G,H", 0x48600000, 0xffe007f8, LCD
|WR_t
|RD_C2
, 0, I33
},
1368 {"mfhc2", "t,i", 0x48600000, 0xffe00000, LCD
|WR_t
|RD_C2
, 0, I33
},
1369 {"mtc2", "t,G", 0x48800000, 0xffe007ff, COD
|RD_t
|WR_C2
|WR_CC
, 0, I1
},
1370 {"mtc2", "t,G,H", 0x48800000, 0xffe007f8, COD
|RD_t
|WR_C2
|WR_CC
, 0, I32
},
1371 {"mthc2", "t,G", 0x48e00000, 0xffe007ff, COD
|RD_t
|WR_C2
|WR_CC
, 0, I33
},
1372 {"mthc2", "t,G,H", 0x48e00000, 0xffe007f8, COD
|RD_t
|WR_C2
|WR_CC
, 0, I33
},
1373 {"mthc2", "t,i", 0x48e00000, 0xffe00000, COD
|RD_t
|WR_C2
|WR_CC
, 0, I33
},
1375 /* Coprocessor 3 move/branch operations overlap with MIPS IV COP1X
1376 instructions, so they are here for the latters to take precedence. */
1377 {"bc3f", "p", 0x4d000000, 0xffff0000, CBD
|RD_CC
, 0, I1
},
1378 {"bc3fl", "p", 0x4d020000, 0xffff0000, CBL
|RD_CC
, 0, I2
|T3
},
1379 {"bc3t", "p", 0x4d010000, 0xffff0000, CBD
|RD_CC
, 0, I1
},
1380 {"bc3tl", "p", 0x4d030000, 0xffff0000, CBL
|RD_CC
, 0, I2
|T3
},
1381 {"cfc3", "t,G", 0x4c400000, 0xffe007ff, LCD
|WR_t
|RD_C3
, 0, I1
},
1382 {"ctc3", "t,G", 0x4cc00000, 0xffe007ff, COD
|RD_t
|WR_CC
, 0, I1
},
1383 {"dmfc3", "t,G", 0x4c200000, 0xffe007ff, LCD
|WR_t
|RD_C3
, 0, I3
},
1384 {"dmtc3", "t,G", 0x4ca00000, 0xffe007ff, COD
|RD_t
|WR_C3
|WR_CC
, 0, I3
},
1385 {"mfc3", "t,G", 0x4c000000, 0xffe007ff, LCD
|WR_t
|RD_C3
, 0, I1
},
1386 {"mfc3", "t,G,H", 0x4c000000, 0xffe007f8, LCD
|WR_t
|RD_C3
, 0, I32
},
1387 {"mtc3", "t,G", 0x4c800000, 0xffe007ff, COD
|RD_t
|WR_C3
|WR_CC
, 0, I1
},
1388 {"mtc3", "t,G,H", 0x4c800000, 0xffe007f8, COD
|RD_t
|WR_C3
|WR_CC
, 0, I32
},
1390 /* No hazard protection on coprocessor instructions--they shouldn't
1391 change the state of the processor and if they do it's up to the
1392 user to put in nops as necessary. These are at the end so that the
1393 disassembler recognizes more specific versions first. */
1394 {"c0", "C", 0x42000000, 0xfe000000, 0, 0, I1
},
1395 {"c1", "C", 0x46000000, 0xfe000000, 0, 0, I1
},
1396 {"c2", "C", 0x4a000000, 0xfe000000, 0, 0, I1
},
1397 {"c3", "C", 0x4e000000, 0xfe000000, 0, 0, I1
},
1398 {"cop0", "C", 0, (int) M_COP0
, INSN_MACRO
, 0, I1
},
1399 {"cop1", "C", 0, (int) M_COP1
, INSN_MACRO
, 0, I1
},
1400 {"cop2", "C", 0, (int) M_COP2
, INSN_MACRO
, 0, I1
},
1401 {"cop3", "C", 0, (int) M_COP3
, INSN_MACRO
, 0, I1
},
1402 /* Conflicts with the 4650's "mul" instruction. Nobody's using the
1403 4010 any more, so move this insn out of the way. If the object
1404 format gave us more info, we could do this right. */
1405 {"addciu", "t,r,j", 0x70000000, 0xfc000000, WR_t
|RD_s
, 0, L1
},
1407 {"absq_s.ph", "d,t", 0x7c000252, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1408 {"absq_s.pw", "d,t", 0x7c000456, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1409 {"absq_s.qh", "d,t", 0x7c000256, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1410 {"absq_s.w", "d,t", 0x7c000452, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1411 {"addq.ph", "d,s,t", 0x7c000290, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1412 {"addq.pw", "d,s,t", 0x7c000494, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1413 {"addq.qh", "d,s,t", 0x7c000294, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1414 {"addq_s.ph", "d,s,t", 0x7c000390, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1415 {"addq_s.pw", "d,s,t", 0x7c000594, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1416 {"addq_s.qh", "d,s,t", 0x7c000394, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1417 {"addq_s.w", "d,s,t", 0x7c000590, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1418 {"addsc", "d,s,t", 0x7c000410, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1419 {"addu.ob", "d,s,t", 0x7c000014, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1420 {"addu.qb", "d,s,t", 0x7c000010, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1421 {"addu_s.ob", "d,s,t", 0x7c000114, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1422 {"addu_s.qb", "d,s,t", 0x7c000110, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1423 {"addwc", "d,s,t", 0x7c000450, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1424 {"bitrev", "d,t", 0x7c0006d2, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1425 {"bposge32", "p", 0x041c0000, 0xffff0000, CBD
, 0, D32
},
1426 {"bposge64", "p", 0x041d0000, 0xffff0000, CBD
, 0, D64
},
1427 {"cmp.eq.ph", "s,t", 0x7c000211, 0xfc00ffff, RD_s
|RD_t
, 0, D32
},
1428 {"cmp.eq.pw", "s,t", 0x7c000415, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1429 {"cmp.eq.qh", "s,t", 0x7c000215, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1430 {"cmpgu.eq.ob", "d,s,t", 0x7c000115, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1431 {"cmpgu.eq.qb", "d,s,t", 0x7c000111, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1432 {"cmpgu.le.ob", "d,s,t", 0x7c000195, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1433 {"cmpgu.le.qb", "d,s,t", 0x7c000191, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1434 {"cmpgu.lt.ob", "d,s,t", 0x7c000155, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1435 {"cmpgu.lt.qb", "d,s,t", 0x7c000151, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1436 {"cmp.le.ph", "s,t", 0x7c000291, 0xfc00ffff, RD_s
|RD_t
, 0, D32
},
1437 {"cmp.le.pw", "s,t", 0x7c000495, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1438 {"cmp.le.qh", "s,t", 0x7c000295, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1439 {"cmp.lt.ph", "s,t", 0x7c000251, 0xfc00ffff, RD_s
|RD_t
, 0, D32
},
1440 {"cmp.lt.pw", "s,t", 0x7c000455, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1441 {"cmp.lt.qh", "s,t", 0x7c000255, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1442 {"cmpu.eq.ob", "s,t", 0x7c000015, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1443 {"cmpu.eq.qb", "s,t", 0x7c000011, 0xfc00ffff, RD_s
|RD_t
, 0, D32
},
1444 {"cmpu.le.ob", "s,t", 0x7c000095, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1445 {"cmpu.le.qb", "s,t", 0x7c000091, 0xfc00ffff, RD_s
|RD_t
, 0, D32
},
1446 {"cmpu.lt.ob", "s,t", 0x7c000055, 0xfc00ffff, RD_s
|RD_t
, 0, D64
},
1447 {"cmpu.lt.qb", "s,t", 0x7c000051, 0xfc00ffff, RD_s
|RD_t
, 0, D32
},
1448 {"dextpdp", "t,7,6", 0x7c0002bc, 0xfc00e7ff, WR_t
|RD_a
|DSP_VOLA
, 0, D64
},
1449 {"dextpdpv", "t,7,s", 0x7c0002fc, 0xfc00e7ff, WR_t
|RD_a
|RD_s
|DSP_VOLA
, 0, D64
},
1450 {"dextp", "t,7,6", 0x7c0000bc, 0xfc00e7ff, WR_t
|RD_a
, 0, D64
},
1451 {"dextpv", "t,7,s", 0x7c0000fc, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D64
},
1452 {"dextr.l", "t,7,6", 0x7c00043c, 0xfc00e7ff, WR_t
|RD_a
, 0, D64
},
1453 {"dextr_r.l", "t,7,6", 0x7c00053c, 0xfc00e7ff, WR_t
|RD_a
, 0, D64
},
1454 {"dextr_rs.l", "t,7,6", 0x7c0005bc, 0xfc00e7ff, WR_t
|RD_a
, 0, D64
},
1455 {"dextr_rs.w", "t,7,6", 0x7c0001bc, 0xfc00e7ff, WR_t
|RD_a
, 0, D64
},
1456 {"dextr_r.w", "t,7,6", 0x7c00013c, 0xfc00e7ff, WR_t
|RD_a
, 0, D64
},
1457 {"dextr_s.h", "t,7,6", 0x7c0003bc, 0xfc00e7ff, WR_t
|RD_a
, 0, D64
},
1458 {"dextrv.l", "t,7,s", 0x7c00047c, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D64
},
1459 {"dextrv_r.l", "t,7,s", 0x7c00057c, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D64
},
1460 {"dextrv_rs.l", "t,7,s", 0x7c0005fc, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D64
},
1461 {"dextrv_rs.w", "t,7,s", 0x7c0001fc, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D64
},
1462 {"dextrv_r.w", "t,7,s", 0x7c00017c, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D64
},
1463 {"dextrv_s.h", "t,7,s", 0x7c0003fc, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D64
},
1464 {"dextrv.w", "t,7,s", 0x7c00007c, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D64
},
1465 {"dextr.w", "t,7,6", 0x7c00003c, 0xfc00e7ff, WR_t
|RD_a
, 0, D64
},
1466 {"dinsv", "t,s", 0x7c00000d, 0xfc00ffff, WR_t
|RD_s
, 0, D64
},
1467 {"dmadd", "7,s,t", 0x7c000674, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1468 {"dmaddu", "7,s,t", 0x7c000774, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1469 {"dmsub", "7,s,t", 0x7c0006f4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1470 {"dmsubu", "7,s,t", 0x7c0007f4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1471 {"dmthlip", "s,7", 0x7c0007fc, 0xfc1fe7ff, RD_s
|MOD_a
|DSP_VOLA
, 0, D64
},
1472 {"dpaq_sa.l.pw", "7,s,t", 0x7c000334, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1473 {"dpaq_sa.l.w", "7,s,t", 0x7c000330, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1474 {"dpaq_s.w.ph", "7,s,t", 0x7c000130, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1475 {"dpaq_s.w.qh", "7,s,t", 0x7c000134, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1476 {"dpau.h.obl", "7,s,t", 0x7c0000f4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1477 {"dpau.h.obr", "7,s,t", 0x7c0001f4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1478 {"dpau.h.qbl", "7,s,t", 0x7c0000f0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1479 {"dpau.h.qbr", "7,s,t", 0x7c0001f0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1480 {"dpsq_sa.l.pw", "7,s,t", 0x7c000374, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1481 {"dpsq_sa.l.w", "7,s,t", 0x7c000370, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1482 {"dpsq_s.w.ph", "7,s,t", 0x7c000170, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1483 {"dpsq_s.w.qh", "7,s,t", 0x7c000174, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1484 {"dpsu.h.obl", "7,s,t", 0x7c0002f4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1485 {"dpsu.h.obr", "7,s,t", 0x7c0003f4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1486 {"dpsu.h.qbl", "7,s,t", 0x7c0002f0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1487 {"dpsu.h.qbr", "7,s,t", 0x7c0003f0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1488 {"dshilo", "7,:", 0x7c0006bc, 0xfc07e7ff, MOD_a
, 0, D64
},
1489 {"dshilov", "7,s", 0x7c0006fc, 0xfc1fe7ff, MOD_a
|RD_s
, 0, D64
},
1490 {"extpdp", "t,7,6", 0x7c0002b8, 0xfc00e7ff, WR_t
|RD_a
|DSP_VOLA
, 0, D32
},
1491 {"extpdpv", "t,7,s", 0x7c0002f8, 0xfc00e7ff, WR_t
|RD_a
|RD_s
|DSP_VOLA
, 0, D32
},
1492 {"extp", "t,7,6", 0x7c0000b8, 0xfc00e7ff, WR_t
|RD_a
, 0, D32
},
1493 {"extpv", "t,7,s", 0x7c0000f8, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D32
},
1494 {"extr_rs.w", "t,7,6", 0x7c0001b8, 0xfc00e7ff, WR_t
|RD_a
, 0, D32
},
1495 {"extr_r.w", "t,7,6", 0x7c000138, 0xfc00e7ff, WR_t
|RD_a
, 0, D32
},
1496 {"extr_s.h", "t,7,6", 0x7c0003b8, 0xfc00e7ff, WR_t
|RD_a
, 0, D32
},
1497 {"extrv_rs.w", "t,7,s", 0x7c0001f8, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D32
},
1498 {"extrv_r.w", "t,7,s", 0x7c000178, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D32
},
1499 {"extrv_s.h", "t,7,s", 0x7c0003f8, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D32
},
1500 {"extrv.w", "t,7,s", 0x7c000078, 0xfc00e7ff, WR_t
|RD_a
|RD_s
, 0, D32
},
1501 {"extr.w", "t,7,6", 0x7c000038, 0xfc00e7ff, WR_t
|RD_a
, 0, D32
},
1502 {"insv", "t,s", 0x7c00000c, 0xfc00ffff, WR_t
|RD_s
, 0, D32
},
1503 {"lbux", "d,t(b)", 0x7c00018a, 0xfc0007ff, LDD
|WR_d
|RD_t
|RD_b
, 0, D32
},
1504 {"ldx", "d,t(b)", 0x7c00020a, 0xfc0007ff, LDD
|WR_d
|RD_t
|RD_b
, 0, D64
},
1505 {"lhx", "d,t(b)", 0x7c00010a, 0xfc0007ff, LDD
|WR_d
|RD_t
|RD_b
, 0, D32
},
1506 {"lwx", "d,t(b)", 0x7c00000a, 0xfc0007ff, LDD
|WR_d
|RD_t
|RD_b
, 0, D32
},
1507 {"maq_sa.w.phl", "7,s,t", 0x7c000430, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1508 {"maq_sa.w.phr", "7,s,t", 0x7c0004b0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1509 {"maq_sa.w.qhll", "7,s,t", 0x7c000434, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1510 {"maq_sa.w.qhlr", "7,s,t", 0x7c000474, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1511 {"maq_sa.w.qhrl", "7,s,t", 0x7c0004b4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1512 {"maq_sa.w.qhrr", "7,s,t", 0x7c0004f4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1513 {"maq_s.l.pwl", "7,s,t", 0x7c000734, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1514 {"maq_s.l.pwr", "7,s,t", 0x7c0007b4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1515 {"maq_s.w.phl", "7,s,t", 0x7c000530, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1516 {"maq_s.w.phr", "7,s,t", 0x7c0005b0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1517 {"maq_s.w.qhll", "7,s,t", 0x7c000534, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1518 {"maq_s.w.qhlr", "7,s,t", 0x7c000574, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1519 {"maq_s.w.qhrl", "7,s,t", 0x7c0005b4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1520 {"maq_s.w.qhrr", "7,s,t", 0x7c0005f4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1521 {"modsub", "d,s,t", 0x7c000490, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1522 {"mthlip", "s,7", 0x7c0007f8, 0xfc1fe7ff, RD_s
|MOD_a
|DSP_VOLA
, 0, D32
},
1523 {"muleq_s.pw.qhl", "d,s,t", 0x7c000714, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D64
},
1524 {"muleq_s.pw.qhr", "d,s,t", 0x7c000754, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D64
},
1525 {"muleq_s.w.phl", "d,s,t", 0x7c000710, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D32
},
1526 {"muleq_s.w.phr", "d,s,t", 0x7c000750, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D32
},
1527 {"muleu_s.ph.qbl", "d,s,t", 0x7c000190, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D32
},
1528 {"muleu_s.ph.qbr", "d,s,t", 0x7c0001d0, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D32
},
1529 {"muleu_s.qh.obl", "d,s,t", 0x7c000194, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D64
},
1530 {"muleu_s.qh.obr", "d,s,t", 0x7c0001d4, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D64
},
1531 {"mulq_rs.ph", "d,s,t", 0x7c0007d0, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D32
},
1532 {"mulq_rs.qh", "d,s,t", 0x7c0007d4, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D64
},
1533 {"mulsaq_s.l.pw", "7,s,t", 0x7c0003b4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1534 {"mulsaq_s.w.ph", "7,s,t", 0x7c0001b0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D32
},
1535 {"mulsaq_s.w.qh", "7,s,t", 0x7c0001b4, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D64
},
1536 {"packrl.ph", "d,s,t", 0x7c000391, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1537 {"packrl.pw", "d,s,t", 0x7c000395, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1538 {"pick.ob", "d,s,t", 0x7c0000d5, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1539 {"pick.ph", "d,s,t", 0x7c0002d1, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1540 {"pick.pw", "d,s,t", 0x7c0004d5, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1541 {"pick.qb", "d,s,t", 0x7c0000d1, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1542 {"pick.qh", "d,s,t", 0x7c0002d5, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1543 {"preceq.pw.qhla", "d,t", 0x7c000396, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1544 {"preceq.pw.qhl", "d,t", 0x7c000316, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1545 {"preceq.pw.qhra", "d,t", 0x7c0003d6, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1546 {"preceq.pw.qhr", "d,t", 0x7c000356, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1547 {"preceq.s.l.pwl", "d,t", 0x7c000516, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1548 {"preceq.s.l.pwr", "d,t", 0x7c000556, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1549 {"precequ.ph.qbla", "d,t", 0x7c000192, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1550 {"precequ.ph.qbl", "d,t", 0x7c000112, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1551 {"precequ.ph.qbra", "d,t", 0x7c0001d2, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1552 {"precequ.ph.qbr", "d,t", 0x7c000152, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1553 {"precequ.pw.qhla", "d,t", 0x7c000196, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1554 {"precequ.pw.qhl", "d,t", 0x7c000116, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1555 {"precequ.pw.qhra", "d,t", 0x7c0001d6, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1556 {"precequ.pw.qhr", "d,t", 0x7c000156, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1557 {"preceq.w.phl", "d,t", 0x7c000312, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1558 {"preceq.w.phr", "d,t", 0x7c000352, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1559 {"preceu.ph.qbla", "d,t", 0x7c000792, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1560 {"preceu.ph.qbl", "d,t", 0x7c000712, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1561 {"preceu.ph.qbra", "d,t", 0x7c0007d2, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1562 {"preceu.ph.qbr", "d,t", 0x7c000752, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1563 {"preceu.qh.obla", "d,t", 0x7c000796, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1564 {"preceu.qh.obl", "d,t", 0x7c000716, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1565 {"preceu.qh.obra", "d,t", 0x7c0007d6, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1566 {"preceu.qh.obr", "d,t", 0x7c000756, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1567 {"precrq.ob.qh", "d,s,t", 0x7c000315, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1568 {"precrq.ph.w", "d,s,t", 0x7c000511, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1569 {"precrq.pw.l", "d,s,t", 0x7c000715, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1570 {"precrq.qb.ph", "d,s,t", 0x7c000311, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1571 {"precrq.qh.pw", "d,s,t", 0x7c000515, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1572 {"precrq_rs.ph.w", "d,s,t", 0x7c000551, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1573 {"precrq_rs.qh.pw", "d,s,t", 0x7c000555, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1574 {"precrqu_s.ob.qh", "d,s,t", 0x7c0003d5, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1575 {"precrqu_s.qb.ph", "d,s,t", 0x7c0003d1, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1576 {"raddu.l.ob", "d,s", 0x7c000514, 0xfc1f07ff, WR_d
|RD_s
, 0, D64
},
1577 {"raddu.w.qb", "d,s", 0x7c000510, 0xfc1f07ff, WR_d
|RD_s
, 0, D32
},
1578 {"rddsp", "d", 0x7fff04b8, 0xffff07ff, WR_d
, 0, D32
},
1579 {"rddsp", "d,'", 0x7c0004b8, 0xffc007ff, WR_d
, 0, D32
},
1580 {"repl.ob", "d,5", 0x7c000096, 0xff0007ff, WR_d
, 0, D64
},
1581 {"repl.ph", "d,@", 0x7c000292, 0xfc0007ff, WR_d
, 0, D32
},
1582 {"repl.pw", "d,@", 0x7c000496, 0xfc0007ff, WR_d
, 0, D64
},
1583 {"repl.qb", "d,5", 0x7c000092, 0xff0007ff, WR_d
, 0, D32
},
1584 {"repl.qh", "d,@", 0x7c000296, 0xfc0007ff, WR_d
, 0, D64
},
1585 {"replv.ob", "d,t", 0x7c0000d6, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1586 {"replv.ph", "d,t", 0x7c0002d2, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1587 {"replv.pw", "d,t", 0x7c0004d6, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1588 {"replv.qb", "d,t", 0x7c0000d2, 0xffe007ff, WR_d
|RD_t
, 0, D32
},
1589 {"replv.qh", "d,t", 0x7c0002d6, 0xffe007ff, WR_d
|RD_t
, 0, D64
},
1590 {"shilo", "7,0", 0x7c0006b8, 0xfc0fe7ff, MOD_a
, 0, D32
},
1591 {"shilov", "7,s", 0x7c0006f8, 0xfc1fe7ff, MOD_a
|RD_s
, 0, D32
},
1592 {"shll.ob", "d,t,3", 0x7c000017, 0xff0007ff, WR_d
|RD_t
, 0, D64
},
1593 {"shll.ph", "d,t,4", 0x7c000213, 0xfe0007ff, WR_d
|RD_t
, 0, D32
},
1594 {"shll.pw", "d,t,6", 0x7c000417, 0xfc0007ff, WR_d
|RD_t
, 0, D64
},
1595 {"shll.qb", "d,t,3", 0x7c000013, 0xff0007ff, WR_d
|RD_t
, 0, D32
},
1596 {"shll.qh", "d,t,4", 0x7c000217, 0xfe0007ff, WR_d
|RD_t
, 0, D64
},
1597 {"shll_s.ph", "d,t,4", 0x7c000313, 0xfe0007ff, WR_d
|RD_t
, 0, D32
},
1598 {"shll_s.pw", "d,t,6", 0x7c000517, 0xfc0007ff, WR_d
|RD_t
, 0, D64
},
1599 {"shll_s.qh", "d,t,4", 0x7c000317, 0xfe0007ff, WR_d
|RD_t
, 0, D64
},
1600 {"shll_s.w", "d,t,6", 0x7c000513, 0xfc0007ff, WR_d
|RD_t
, 0, D32
},
1601 {"shllv.ob", "d,t,s", 0x7c000097, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1602 {"shllv.ph", "d,t,s", 0x7c000293, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1603 {"shllv.pw", "d,t,s", 0x7c000497, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1604 {"shllv.qb", "d,t,s", 0x7c000093, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1605 {"shllv.qh", "d,t,s", 0x7c000297, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1606 {"shllv_s.ph", "d,t,s", 0x7c000393, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1607 {"shllv_s.pw", "d,t,s", 0x7c000597, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1608 {"shllv_s.qh", "d,t,s", 0x7c000397, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1609 {"shllv_s.w", "d,t,s", 0x7c000593, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1610 {"shra.ph", "d,t,4", 0x7c000253, 0xfe0007ff, WR_d
|RD_t
, 0, D32
},
1611 {"shra.pw", "d,t,6", 0x7c000457, 0xfc0007ff, WR_d
|RD_t
, 0, D64
},
1612 {"shra.qh", "d,t,4", 0x7c000257, 0xfe0007ff, WR_d
|RD_t
, 0, D64
},
1613 {"shra_r.ph", "d,t,4", 0x7c000353, 0xfe0007ff, WR_d
|RD_t
, 0, D32
},
1614 {"shra_r.pw", "d,t,6", 0x7c000557, 0xfc0007ff, WR_d
|RD_t
, 0, D64
},
1615 {"shra_r.qh", "d,t,4", 0x7c000357, 0xfe0007ff, WR_d
|RD_t
, 0, D64
},
1616 {"shra_r.w", "d,t,6", 0x7c000553, 0xfc0007ff, WR_d
|RD_t
, 0, D32
},
1617 {"shrav.ph", "d,t,s", 0x7c0002d3, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1618 {"shrav.pw", "d,t,s", 0x7c0004d7, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1619 {"shrav.qh", "d,t,s", 0x7c0002d7, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1620 {"shrav_r.ph", "d,t,s", 0x7c0003d3, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1621 {"shrav_r.pw", "d,t,s", 0x7c0005d7, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1622 {"shrav_r.qh", "d,t,s", 0x7c0003d7, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1623 {"shrav_r.w", "d,t,s", 0x7c0005d3, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1624 {"shrl.ob", "d,t,3", 0x7c000057, 0xff0007ff, WR_d
|RD_t
, 0, D64
},
1625 {"shrl.qb", "d,t,3", 0x7c000053, 0xff0007ff, WR_d
|RD_t
, 0, D32
},
1626 {"shrlv.ob", "d,t,s", 0x7c0000d7, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1627 {"shrlv.qb", "d,t,s", 0x7c0000d3, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1628 {"subq.ph", "d,s,t", 0x7c0002d0, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1629 {"subq.pw", "d,s,t", 0x7c0004d4, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1630 {"subq.qh", "d,s,t", 0x7c0002d4, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1631 {"subq_s.ph", "d,s,t", 0x7c0003d0, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1632 {"subq_s.pw", "d,s,t", 0x7c0005d4, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1633 {"subq_s.qh", "d,s,t", 0x7c0003d4, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1634 {"subq_s.w", "d,s,t", 0x7c0005d0, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1635 {"subu.ob", "d,s,t", 0x7c000054, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1636 {"subu.qb", "d,s,t", 0x7c000050, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1637 {"subu_s.ob", "d,s,t", 0x7c000154, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D64
},
1638 {"subu_s.qb", "d,s,t", 0x7c000150, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D32
},
1639 {"wrdsp", "s", 0x7c1ffcf8, 0xfc1fffff, RD_s
|DSP_VOLA
, 0, D32
},
1640 {"wrdsp", "s,8", 0x7c0004f8, 0xfc1e07ff, RD_s
|DSP_VOLA
, 0, D32
},
1641 /* MIPS DSP ASE Rev2 */
1642 {"absq_s.qb", "d,t", 0x7c000052, 0xffe007ff, WR_d
|RD_t
, 0, D33
},
1643 {"addu.ph", "d,s,t", 0x7c000210, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1644 {"addu_s.ph", "d,s,t", 0x7c000310, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1645 {"adduh.qb", "d,s,t", 0x7c000018, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1646 {"adduh_r.qb", "d,s,t", 0x7c000098, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1647 {"append", "t,s,h", 0x7c000031, 0xfc0007ff, WR_t
|RD_t
|RD_s
, 0, D33
},
1648 {"balign", "t,s,I", 0, (int) M_BALIGN
, INSN_MACRO
, 0, D33
},
1649 {"balign", "t,s,2", 0x7c000431, 0xfc00e7ff, WR_t
|RD_t
|RD_s
, 0, D33
},
1650 {"cmpgdu.eq.qb", "d,s,t", 0x7c000611, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1651 {"cmpgdu.lt.qb", "d,s,t", 0x7c000651, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1652 {"cmpgdu.le.qb", "d,s,t", 0x7c000691, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1653 {"dpa.w.ph", "7,s,t", 0x7c000030, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1654 {"dps.w.ph", "7,s,t", 0x7c000070, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1655 {"mul.ph", "d,s,t", 0x7c000318, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D33
},
1656 {"mul_s.ph", "d,s,t", 0x7c000398, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D33
},
1657 {"mulq_rs.w", "d,s,t", 0x7c0005d8, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D33
},
1658 {"mulq_s.ph", "d,s,t", 0x7c000790, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D33
},
1659 {"mulq_s.w", "d,s,t", 0x7c000598, 0xfc0007ff, WR_d
|RD_s
|RD_t
|WR_HILO
, 0, D33
},
1660 {"mulsa.w.ph", "7,s,t", 0x7c0000b0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1661 {"precr.qb.ph", "d,s,t", 0x7c000351, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1662 {"precr_sra.ph.w", "t,s,h", 0x7c000791, 0xfc0007ff, WR_t
|RD_t
|RD_s
, 0, D33
},
1663 {"precr_sra_r.ph.w", "t,s,h", 0x7c0007d1, 0xfc0007ff, WR_t
|RD_t
|RD_s
, 0, D33
},
1664 {"prepend", "t,s,h", 0x7c000071, 0xfc0007ff, WR_t
|RD_t
|RD_s
, 0, D33
},
1665 {"shra.qb", "d,t,3", 0x7c000113, 0xff0007ff, WR_d
|RD_t
, 0, D33
},
1666 {"shra_r.qb", "d,t,3", 0x7c000153, 0xff0007ff, WR_d
|RD_t
, 0, D33
},
1667 {"shrav.qb", "d,t,s", 0x7c000193, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1668 {"shrav_r.qb", "d,t,s", 0x7c0001d3, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1669 {"shrl.ph", "d,t,4", 0x7c000653, 0xfe0007ff, WR_d
|RD_t
, 0, D33
},
1670 {"shrlv.ph", "d,t,s", 0x7c0006d3, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1671 {"subu.ph", "d,s,t", 0x7c000250, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1672 {"subu_s.ph", "d,s,t", 0x7c000350, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1673 {"subuh.qb", "d,s,t", 0x7c000058, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1674 {"subuh_r.qb", "d,s,t", 0x7c0000d8, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1675 {"addqh.ph", "d,s,t", 0x7c000218, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1676 {"addqh_r.ph", "d,s,t", 0x7c000298, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1677 {"addqh.w", "d,s,t", 0x7c000418, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1678 {"addqh_r.w", "d,s,t", 0x7c000498, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1679 {"subqh.ph", "d,s,t", 0x7c000258, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1680 {"subqh_r.ph", "d,s,t", 0x7c0002d8, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1681 {"subqh.w", "d,s,t", 0x7c000458, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1682 {"subqh_r.w", "d,s,t", 0x7c0004d8, 0xfc0007ff, WR_d
|RD_s
|RD_t
, 0, D33
},
1683 {"dpax.w.ph", "7,s,t", 0x7c000230, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1684 {"dpsx.w.ph", "7,s,t", 0x7c000270, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1685 {"dpaqx_s.w.ph", "7,s,t", 0x7c000630, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1686 {"dpaqx_sa.w.ph", "7,s,t", 0x7c0006b0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1687 {"dpsqx_s.w.ph", "7,s,t", 0x7c000670, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1688 {"dpsqx_sa.w.ph", "7,s,t", 0x7c0006f0, 0xfc00e7ff, MOD_a
|RD_s
|RD_t
, 0, D33
},
1689 /* Move bc0* after mftr and mttr to avoid opcode collision. */
1690 {"bc0f", "p", 0x41000000, 0xffff0000, CBD
|RD_CC
, 0, I1
},
1691 {"bc0fl", "p", 0x41020000, 0xffff0000, CBL
|RD_CC
, 0, I2
|T3
},
1692 {"bc0t", "p", 0x41010000, 0xffff0000, CBD
|RD_CC
, 0, I1
},
1693 {"bc0tl", "p", 0x41030000, 0xffff0000, CBL
|RD_CC
, 0, I2
|T3
},
1696 #define MIPS_NUM_OPCODES \
1697 ((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0])))
1698 const int bfd_mips_num_builtin_opcodes
= MIPS_NUM_OPCODES
;
1700 /* const removed from the following to allow for dynamic extensions to the
1701 * built-in instruction set. */
1702 struct mips_opcode
*mips_opcodes
=
1703 (struct mips_opcode
*) mips_builtin_opcodes
;
1704 int bfd_mips_num_opcodes
= MIPS_NUM_OPCODES
;
1705 #undef MIPS_NUM_OPCODES
projects / deliverable / binutils-gdb.git / blob