projects / deliverable / binutils-gdb.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Improve MIPS32 support
[deliverable/binutils-gdb.git] / opcodes / mips-opc.c
1 /* mips-opc.c -- MIPS opcode list.
2 Copyright 1993, 1994, 1995, 1996, 1997, 1998 Free Software Foundation, Inc.
3 Contributed by Ralph Campbell and OSF
4 Commented and modified by Ian Lance Taylor, Cygnus Support
5
6 This file is part of GDB, GAS, and the GNU binutils.
7
8 GDB, GAS, and the GNU binutils are free software; you can redistribute
9 them and/or modify them under the terms of the GNU General Public
10 License as published by the Free Software Foundation; either version
11 1, or (at your option) any later version.
12
13 GDB, GAS, and the GNU binutils are distributed in the hope that they
14 will be useful, but WITHOUT ANY WARRANTY; without even the implied
15 warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
16 the GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19 along with this file; see the file COPYING. If not, write to the Free
20 Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
21
22 #include <stdio.h>
23 #include "sysdep.h"
24 #include "opcode/mips.h"
25
26 /* Short hand so the lines aren't too long. */
27
28 #define LDD INSN_LOAD_MEMORY_DELAY
29 #define LCD INSN_LOAD_COPROC_DELAY
30 #define UBD INSN_UNCOND_BRANCH_DELAY
31 #define CBD INSN_COND_BRANCH_DELAY
32 #define COD INSN_COPROC_MOVE_DELAY
33 #define CLD INSN_COPROC_MEMORY_DELAY
34 #define CBL INSN_COND_BRANCH_LIKELY
35 #define TRAP INSN_TRAP
36 #define SM INSN_STORE_MEMORY
37
38 #define WR_d INSN_WRITE_GPR_D
39 #define WR_t INSN_WRITE_GPR_T
40 #define WR_31 INSN_WRITE_GPR_31
41 #define WR_D INSN_WRITE_FPR_D
42 #define WR_T INSN_WRITE_FPR_T
43 #define WR_S INSN_WRITE_FPR_S
44 #define RD_s INSN_READ_GPR_S
45 #define RD_b INSN_READ_GPR_S
46 #define RD_t INSN_READ_GPR_T
47 #define RD_S INSN_READ_FPR_S
48 #define RD_T INSN_READ_FPR_T
49 #define RD_R INSN_READ_FPR_R
50 #define WR_CC INSN_WRITE_COND_CODE
51 #define RD_CC INSN_READ_COND_CODE
52 #define RD_C0 INSN_COP
53 #define RD_C1 INSN_COP
54 #define RD_C2 INSN_COP
55 #define RD_C3 INSN_COP
56 #define WR_C0 INSN_COP
57 #define WR_C1 INSN_COP
58 #define WR_C2 INSN_COP
59 #define WR_C3 INSN_COP
60
61 #define WR_HI INSN_WRITE_HI
62 #define RD_HI INSN_READ_HI
63 #define MOD_HI WR_HI|RD_HI
64
65 #define WR_LO INSN_WRITE_LO
66 #define RD_LO INSN_READ_LO
67 #define MOD_LO WR_LO|RD_LO
68
69 #define WR_HILO WR_HI|WR_LO
70 #define RD_HILO RD_HI|RD_LO
71 #define MOD_HILO WR_HILO|RD_HILO
72
73 #define IS_M INSN_MULT
74
75 #define I1 INSN_ISA1
76 #define I2 INSN_ISA2
77 #define I3 INSN_ISA3
78 #define I4 INSN_ISA4
79 #define I5 INSN_ISA5
80 #define P3 INSN_4650
81 #define P4 INSN_MIPS32
82 #define L1 INSN_4010
83 #define V1 INSN_4100
84 #define T3 INSN_3900
85
86 #define G1 (T3 \
87 )
88
89 #define G2 (T3 \
90 )
91
92 #define G3 (I4 \
93 )
94
95 #define G6 INSN_GP32
96
97 #define M1 0
98 #define M2 0
99
100 /* The order of overloaded instructions matters. Label arguments and
101 register arguments look the same. Instructions that can have either
102 for arguments must apear in the correct order in this table for the
103 assembler to pick the right one. In other words, entries with
104 immediate operands must apear after the same instruction with
105 registers.
106
107 Many instructions are short hand for other instructions (i.e., The
108 jal <register> instruction is short for jalr <register>). */
109
110 const struct mips_opcode mips_builtin_opcodes[] =
111 {
112 /* These instructions appear first so that the disassembler will find
113 them first. The assemblers uses a hash table based on the
114 instruction name anyhow. */
115 /* name, args, match, mask, pinfo, membership */
116 {"pref", "k,o(b)", 0xcc000000, 0xfc000000, RD_b, G3|M1|P4},
117 {"nop", "", 0x00000000, 0xffffffff, 0, I1 },
118 {"ssnop", "", 0x00000040, 0xffffffff, 0, M1|P4 },
119 {"li", "t,j", 0x24000000, 0xffe00000, WR_t, I1 }, /* addiu */
120 {"li", "t,i", 0x34000000, 0xffe00000, WR_t, I1 }, /* ori */
121 {"li", "t,I", 0, (int) M_LI, INSN_MACRO, I1 },
122 {"move", "d,s", 0x00000025, 0xfc1f07ff, WR_d|RD_s, I1|G6 },/* or */
123 {"move", "d,s", 0x0000002d, 0xfc1f07ff, WR_d|RD_s, I3 },/* daddu */
124 {"move", "d,s", 0x00000021, 0xfc1f07ff, WR_d|RD_s, I1 },/* addu */
125 {"move", "d,s", 0x00000025, 0xfc1f07ff, WR_d|RD_s, I1 },/* or */
126 {"b", "p", 0x10000000, 0xffff0000, UBD, I1 },/* beq 0,0 */
127 {"b", "p", 0x04010000, 0xffff0000, UBD, I1 },/* bgez 0 */
128 {"bal", "p", 0x04110000, 0xffff0000, UBD|WR_31, I1 },/* bgezal 0*/
129
130 {"abs", "d,v", 0, (int) M_ABS, INSN_MACRO, I1 },
131 {"abs.s", "D,V", 0x46000005, 0xffff003f, WR_D|RD_S|FP_S, I1 },
132 {"abs.d", "D,V", 0x46200005, 0xffff003f, WR_D|RD_S|FP_D, I1 },
133 {"abs.ps", "D,V", 0x46c00005, 0xffff003f, WR_D|RD_S|FP_D, I5 },
134 {"add", "d,v,t", 0x00000020, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
135 {"add", "t,r,I", 0, (int) M_ADD_I, INSN_MACRO, I1 },
136 {"add.s", "D,V,T", 0x46000000, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, I1},
137 {"add.d", "D,V,T", 0x46200000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I1},
138 {"add.ps", "D,V,T", 0x46c00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
139 {"addi", "t,r,j", 0x20000000, 0xfc000000, WR_t|RD_s, I1 },
140 {"addiu", "t,r,j", 0x24000000, 0xfc000000, WR_t|RD_s, I1 },
141 {"addu", "d,v,t", 0x00000021, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
142 {"addu", "t,r,I", 0, (int) M_ADDU_I, INSN_MACRO, I1 },
143 {"alnv.ps", "D,V,T,s", 0x4c00001e, 0xfc00003f, WR_D|RD_S|RD_T|FP_D, I5},
144 {"and", "d,v,t", 0x00000024, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
145 {"and", "t,r,I", 0, (int) M_AND_I, INSN_MACRO, I1 },
146 {"andi", "t,r,i", 0x30000000, 0xfc000000, WR_t|RD_s, I1 },
147 /* b is at the top of the table. */
148 /* bal is at the top of the table. */
149 {"bc0f", "p", 0x41000000, 0xffff0000, CBD|RD_CC, I1 },
150 {"bc0fl", "p", 0x41020000, 0xffff0000, CBL|RD_CC, I2|T3 },
151 {"bc1f", "p", 0x45000000, 0xffff0000, CBD|RD_CC|FP_S, I1|M1 },
152 {"bc1f", "N,p", 0x45000000, 0xffe30000, CBD|RD_CC|FP_S, I4|M1 },
153 {"bc1fl", "p", 0x45020000, 0xffff0000, CBL|RD_CC|FP_S, I2|T3|M1},
154 {"bc1fl", "N,p", 0x45020000, 0xffe30000, CBL|RD_CC|FP_S, I4|M1 },
155 {"bc2f", "p", 0x49000000, 0xffff0000, CBD|RD_CC, I1 },
156 {"bc2fl", "p", 0x49020000, 0xffff0000, CBL|RD_CC, I2|T3 },
157 {"bc3f", "p", 0x4d000000, 0xffff0000, CBD|RD_CC, I1 },
158 {"bc3fl", "p", 0x4d020000, 0xffff0000, CBL|RD_CC, I2|T3 },
159 {"bc0t", "p", 0x41010000, 0xffff0000, CBD|RD_CC, I1 },
160 {"bc0tl", "p", 0x41030000, 0xffff0000, CBL|RD_CC, I2|T3 },
161 {"bc1t", "p", 0x45010000, 0xffff0000, CBD|RD_CC|FP_S, I1 },
162 {"bc1t", "N,p", 0x45010000, 0xffe30000, CBD|RD_CC|FP_S, I4|M1 },
163 {"bc1tl", "p", 0x45030000, 0xffff0000, CBL|RD_CC|FP_S, I2|T3 },
164 {"bc1tl", "N,p", 0x45030000, 0xffe30000, CBL|RD_CC|FP_S, I4|M1 },
165 {"bc2t", "p", 0x49010000, 0xffff0000, CBD|RD_CC, I1 },
166 {"bc2tl", "p", 0x49030000, 0xffff0000, CBL|RD_CC, I2|T3 },
167 {"bc3t", "p", 0x4d010000, 0xffff0000, CBD|RD_CC, I1 },
168 {"bc3tl", "p", 0x4d030000, 0xffff0000, CBL|RD_CC, I2|T3 },
169 {"beqz", "s,p", 0x10000000, 0xfc1f0000, CBD|RD_s, I1 },
170 {"beqzl", "s,p", 0x50000000, 0xfc1f0000, CBL|RD_s, I2|T3 },
171 {"beq", "s,t,p", 0x10000000, 0xfc000000, CBD|RD_s|RD_t, I1 },
172 {"beq", "s,I,p", 0, (int) M_BEQ_I, INSN_MACRO, I1 },
173 {"beql", "s,t,p", 0x50000000, 0xfc000000, CBL|RD_s|RD_t, I2|T3 },
174 {"beql", "s,I,p", 0, (int) M_BEQL_I, INSN_MACRO, I2 },
175 {"bge", "s,t,p", 0, (int) M_BGE, INSN_MACRO, I1 },
176 {"bge", "s,I,p", 0, (int) M_BGE_I, INSN_MACRO, I1 },
177 {"bgel", "s,t,p", 0, (int) M_BGEL, INSN_MACRO, I2 },
178 {"bgel", "s,I,p", 0, (int) M_BGEL_I, INSN_MACRO, I2 },
179 {"bgeu", "s,t,p", 0, (int) M_BGEU, INSN_MACRO, I1 },
180 {"bgeu", "s,I,p", 0, (int) M_BGEU_I, INSN_MACRO, I1 },
181 {"bgeul", "s,t,p", 0, (int) M_BGEUL, INSN_MACRO, I2 },
182 {"bgeul", "s,I,p", 0, (int) M_BGEUL_I, INSN_MACRO, I2 },
183 {"bgez", "s,p", 0x04010000, 0xfc1f0000, CBD|RD_s, I1 },
184 {"bgezl", "s,p", 0x04030000, 0xfc1f0000, CBL|RD_s, I2|T3 },
185 {"bgezal", "s,p", 0x04110000, 0xfc1f0000, CBD|RD_s|WR_31, I1 },
186 {"bgezall", "s,p", 0x04130000, 0xfc1f0000, CBL|RD_s, I2|T3 },
187 {"bgt", "s,t,p", 0, (int) M_BGT, INSN_MACRO, I1 },
188 {"bgt", "s,I,p", 0, (int) M_BGT_I, INSN_MACRO, I1 },
189 {"bgtl", "s,t,p", 0, (int) M_BGTL, INSN_MACRO, I2 },
190 {"bgtl", "s,I,p", 0, (int) M_BGTL_I, INSN_MACRO, I2 },
191 {"bgtu", "s,t,p", 0, (int) M_BGTU, INSN_MACRO, I1 },
192 {"bgtu", "s,I,p", 0, (int) M_BGTU_I, INSN_MACRO, I1 },
193 {"bgtul", "s,t,p", 0, (int) M_BGTUL, INSN_MACRO, I2 },
194 {"bgtul", "s,I,p", 0, (int) M_BGTUL_I, INSN_MACRO, I2 },
195 {"bgtz", "s,p", 0x1c000000, 0xfc1f0000, CBD|RD_s, I1 },
196 {"bgtzl", "s,p", 0x5c000000, 0xfc1f0000, CBL|RD_s, I2|T3 },
197 {"ble", "s,t,p", 0, (int) M_BLE, INSN_MACRO, I1 },
198 {"ble", "s,I,p", 0, (int) M_BLE_I, INSN_MACRO, I1 },
199 {"blel", "s,t,p", 0, (int) M_BLEL, INSN_MACRO, I2 },
200 {"blel", "s,I,p", 0, (int) M_BLEL_I, INSN_MACRO, I2 },
201 {"bleu", "s,t,p", 0, (int) M_BLEU, INSN_MACRO, I1 },
202 {"bleu", "s,I,p", 0, (int) M_BLEU_I, INSN_MACRO, I1 },
203 {"bleul", "s,t,p", 0, (int) M_BLEUL, INSN_MACRO, I2 },
204 {"bleul", "s,I,p", 0, (int) M_BLEUL_I, INSN_MACRO, I2 },
205 {"blez", "s,p", 0x18000000, 0xfc1f0000, CBD|RD_s, I1 },
206 {"blezl", "s,p", 0x58000000, 0xfc1f0000, CBL|RD_s, I2|T3 },
207 {"blt", "s,t,p", 0, (int) M_BLT, INSN_MACRO, I1 },
208 {"blt", "s,I,p", 0, (int) M_BLT_I, INSN_MACRO, I1 },
209 {"bltl", "s,t,p", 0, (int) M_BLTL, INSN_MACRO, I2 },
210 {"bltl", "s,I,p", 0, (int) M_BLTL_I, INSN_MACRO, I2 },
211 {"bltu", "s,t,p", 0, (int) M_BLTU, INSN_MACRO, I1 },
212 {"bltu", "s,I,p", 0, (int) M_BLTU_I, INSN_MACRO, I1 },
213 {"bltul", "s,t,p", 0, (int) M_BLTUL, INSN_MACRO, I2 },
214 {"bltul", "s,I,p", 0, (int) M_BLTUL_I, INSN_MACRO, I2 },
215 {"bltz", "s,p", 0x04000000, 0xfc1f0000, CBD|RD_s, I1 },
216 {"bltzl", "s,p", 0x04020000, 0xfc1f0000, CBL|RD_s, I2|T3 },
217 {"bltzal", "s,p", 0x04100000, 0xfc1f0000, CBD|RD_s|WR_31, I1 },
218 {"bltzall", "s,p", 0x04120000, 0xfc1f0000, CBL|RD_s, I2|T3 },
219 {"bnez", "s,p", 0x14000000, 0xfc1f0000, CBD|RD_s, I1 },
220 {"bnezl", "s,p", 0x54000000, 0xfc1f0000, CBL|RD_s, I2|T3 },
221 {"bne", "s,t,p", 0x14000000, 0xfc000000, CBD|RD_s|RD_t, I1 },
222 {"bne", "s,I,p", 0, (int) M_BNE_I, INSN_MACRO, I1 },
223 {"bnel", "s,t,p", 0x54000000, 0xfc000000, CBL|RD_s|RD_t, I2|T3 },
224 {"bnel", "s,I,p", 0, (int) M_BNEL_I, INSN_MACRO, I2 },
225 {"break", "", 0x0000000d, 0xffffffff, TRAP, I1 },
226 {"break", "B", 0x0000000d, 0xfc00003f, TRAP, P4 },
227 {"break", "c", 0x0000000d, 0xfc00ffff, TRAP, I1 },
228 {"break", "c,q", 0x0000000d, 0xfc00003f, TRAP, I1 },
229 {"c.f.d", "S,T", 0x46200030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
230 {"c.f.d", "M,S,T", 0x46200030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
231 {"c.f.s", "S,T", 0x46000030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
232 {"c.f.s", "M,S,T", 0x46000030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
233 {"c.f.ps", "S,T", 0x46c00030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
234 {"c.f.ps", "M,S,T", 0x46c00030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
235 {"c.un.d", "S,T", 0x46200031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
236 {"c.un.d", "M,S,T", 0x46200031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
237 {"c.un.s", "S,T", 0x46000031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
238 {"c.un.s", "M,S,T", 0x46000031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
239 {"c.un.ps", "S,T", 0x46c00031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
240 {"c.un.ps", "M,S,T", 0x46c00031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
241 {"c.eq.d", "S,T", 0x46200032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
242 {"c.eq.d", "M,S,T", 0x46200032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
243 {"c.eq.s", "S,T", 0x46000032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
244 {"c.eq.s", "M,S,T", 0x46000032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
245 {"c.eq.ps", "S,T", 0x46c00032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
246 {"c.eq.ps", "M,S,T", 0x46c00032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
247 {"c.ueq.d", "S,T", 0x46200033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
248 {"c.ueq.d", "M,S,T", 0x46200033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
249 {"c.ueq.s", "S,T", 0x46000033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
250 {"c.ueq.s", "M,S,T", 0x46000033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
251 {"c.ueq.ps","S,T", 0x46c00033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252 {"c.ueq.ps","M,S,T", 0x46c00033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
253 {"c.lt.s", "S,T", 0x4600003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
254 {"c.lt.s", "M,S,T", 0x4600003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
255 {"c.olt.d", "S,T", 0x46200034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
256 {"c.olt.d", "M,S,T", 0x46200034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
257 {"c.olt.s", "S,T", 0x46000034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
258 {"c.olt.s", "M,S,T", 0x46000034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
259 {"c.olt.ps","S,T", 0x46c00034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
260 {"c.olt.ps","M,S,T", 0x46c00034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
261 {"c.ult.d", "S,T", 0x46200035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
262 {"c.ult.d", "M,S,T", 0x46200035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
263 {"c.ult.s", "S,T", 0x46000035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
264 {"c.ult.s", "M,S,T", 0x46000035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
265 {"c.ult.ps","S,T", 0x46c00035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
266 {"c.ult.ps","M,S,T", 0x46c00035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
267 {"c.le.s", "S,T", 0x4600003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
268 {"c.le.s", "M,S,T", 0x4600003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
269 {"c.ole.d", "S,T", 0x46200036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
270 {"c.ole.d", "M,S,T", 0x46200036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
271 {"c.ole.s", "S,T", 0x46000036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
272 {"c.ole.s", "M,S,T", 0x46000036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
273 {"c.ole.ps","S,T", 0x46c00036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
274 {"c.ole.ps","M,S,T", 0x46c00036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
275 {"c.ule.d", "S,T", 0x46200037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
276 {"c.ule.d", "M,S,T", 0x46200037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
277 {"c.ule.s", "S,T", 0x46000037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
278 {"c.ule.s", "M,S,T", 0x46000037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
279 {"c.ule.ps","S,T", 0x46c00037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
280 {"c.ule.ps","M,S,T", 0x46c00037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
281 {"c.sf.d", "S,T", 0x46200038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
282 {"c.sf.d", "M,S,T", 0x46200038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
283 {"c.sf.s", "S,T", 0x46000038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
284 {"c.sf.s", "M,S,T", 0x46000038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
285 {"c.sf.ps", "S,T", 0x46c00038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
286 {"c.sf.ps", "M,S,T", 0x46c00038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
287 {"c.ngle.d","S,T", 0x46200039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
288 {"c.ngle.d","M,S,T", 0x46200039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
289 {"c.ngle.s","S,T", 0x46000039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
290 {"c.ngle.s","M,S,T", 0x46000039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
291 {"c.ngle.ps","S,T", 0x46c00039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
292 {"c.ngle.ps","M,S,T", 0x46c00039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
293 {"c.seq.d", "S,T", 0x4620003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
294 {"c.seq.d", "M,S,T", 0x4620003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
295 {"c.seq.s", "S,T", 0x4600003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
296 {"c.seq.s", "M,S,T", 0x4600003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
297 {"c.seq.ps","S,T", 0x46c0003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
298 {"c.seq.ps","M,S,T", 0x46c0003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
299 {"c.ngl.d", "S,T", 0x4620003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
300 {"c.ngl.d", "M,S,T", 0x4620003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
301 {"c.ngl.s", "S,T", 0x4600003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
302 {"c.ngl.s", "M,S,T", 0x4600003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
303 {"c.ngl.ps","S,T", 0x46c0003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
304 {"c.ngl.ps","M,S,T", 0x46c0003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
305 {"c.lt.d", "S,T", 0x4620003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
306 {"c.lt.d", "M,S,T", 0x4620003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
307 {"c.lt.ps", "S,T", 0x46c0003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
308 {"c.lt.ps", "M,S,T", 0x46c0003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
309 {"c.nge.d", "S,T", 0x4620003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
310 {"c.nge.d", "M,S,T", 0x4620003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
311 {"c.nge.s", "S,T", 0x4600003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
312 {"c.nge.s", "M,S,T", 0x4600003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
313 {"c.nge.ps","S,T", 0x46c0003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
314 {"c.nge.ps","M,S,T", 0x46c0003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
315 {"c.le.d", "S,T", 0x4620003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
316 {"c.le.d", "M,S,T", 0x4620003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
317 {"c.le.ps", "S,T", 0x46c0003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
318 {"c.le.ps", "M,S,T", 0x46c0003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
319 {"c.ngt.d", "S,T", 0x4620003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
320 {"c.ngt.d", "M,S,T", 0x4620003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
321 {"c.ngt.s", "S,T", 0x4600003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
322 {"c.ngt.s", "M,S,T", 0x4600003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
323 {"c.ngt.ps","S,T", 0x46c0003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
324 {"c.ngt.ps","M,S,T", 0x46c0003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
325 {"cache", "k,o(b)", 0xbc000000, 0xfc000000, RD_b, I3|T3|M1|P4 },
326 {"ceil.l.d", "D,S", 0x4620000a, 0xffff003f, WR_D|RD_S|FP_D, I3 },
327 {"ceil.l.s", "D,S", 0x4600000a, 0xffff003f, WR_D|RD_S|FP_S, I3 },
328 {"ceil.w.d", "D,S", 0x4620000e, 0xffff003f, WR_D|RD_S|FP_D, I2 },
329 {"ceil.w.s", "D,S", 0x4600000e, 0xffff003f, WR_D|RD_S|FP_S, I2 },
330 {"cfc0", "t,G", 0x40400000, 0xffe007ff, LCD|WR_t|RD_C0, I1 },
331 {"cfc1", "t,G", 0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S, I1 },
332 {"cfc1", "t,S", 0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S, I1 },
333 {"cfc2", "t,G", 0x48400000, 0xffe007ff, LCD|WR_t|RD_C2, I1 },
334 {"cfc3", "t,G", 0x4c400000, 0xffe007ff, LCD|WR_t|RD_C3, I1 },
335 {"clo", "U,s", 0x70000021, 0xfc0007ff, WR_d|RD_s, P4 },
336 {"clz", "U,s", 0x70000020, 0xfc0007ff, WR_d|RD_s, P4 },
337 {"ctc0", "t,G", 0x40c00000, 0xffe007ff, COD|RD_t|WR_CC, I1 },
338 {"ctc1", "t,G", 0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S, I1 },
339 {"ctc1", "t,S", 0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S, I1 },
340 {"ctc2", "t,G", 0x48c00000, 0xffe007ff, COD|RD_t|WR_CC, I1 },
341 {"ctc3", "t,G", 0x4cc00000, 0xffe007ff, COD|RD_t|WR_CC, I1 },
342 {"cvt.d.l", "D,S", 0x46a00021, 0xffff003f, WR_D|RD_S|FP_D, I3 },
343 {"cvt.d.s", "D,S", 0x46000021, 0xffff003f, WR_D|RD_S|FP_D|FP_S, I1 },
344 {"cvt.d.w", "D,S", 0x46800021, 0xffff003f, WR_D|RD_S|FP_D, I1 },
345 {"cvt.l.d", "D,S", 0x46200025, 0xffff003f, WR_D|RD_S|FP_D, I3 },
346 {"cvt.l.s", "D,S", 0x46000025, 0xffff003f, WR_D|RD_S|FP_S, I3 },
347 {"cvt.s.l", "D,S", 0x46a00020, 0xffff003f, WR_D|RD_S|FP_S, I3 },
348 {"cvt.s.d", "D,S", 0x46200020, 0xffff003f, WR_D|RD_S|FP_S|FP_D, I1 },
349 {"cvt.s.w", "D,S", 0x46800020, 0xffff003f, WR_D|RD_S|FP_S, I1 },
350 {"cvt.s.pl","D,S", 0x46c00028, 0xffff003f, WR_D|RD_S|FP_S|FP_D, I5 },
351 {"cvt.s.pu","D,S", 0x46c00020, 0xffff003f, WR_D|RD_S|FP_S|FP_D, I5 },
352 {"cvt.w.d", "D,S", 0x46200024, 0xffff003f, WR_D|RD_S|FP_D, I1 },
353 {"cvt.w.s", "D,S", 0x46000024, 0xffff003f, WR_D|RD_S|FP_S, I1 },
354 {"cvt.ps.s","D,V,T", 0x46000026, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
355 {"dabs", "d,v", 0, (int) M_DABS, INSN_MACRO, I3 },
356 {"dadd", "d,v,t", 0x0000002c, 0xfc0007ff, WR_d|RD_s|RD_t, I3 },
357 {"dadd", "t,r,I", 0, (int) M_DADD_I, INSN_MACRO, I3 },
358 {"daddi", "t,r,j", 0x60000000, 0xfc000000, WR_t|RD_s, I3 },
359 {"daddiu", "t,r,j", 0x64000000, 0xfc000000, WR_t|RD_s, I3 },
360 {"daddu", "d,v,t", 0x0000002d, 0xfc0007ff, WR_d|RD_s|RD_t, I3 },
361 {"daddu", "t,r,I", 0, (int) M_DADDU_I, INSN_MACRO, I3 },
362 /* dctr and dctw are used on the r5000. */
363 {"dctr", "o(b)", 0xbc050000, 0xfc1f0000, RD_b, I3 },
364 {"dctw", "o(b)", 0xbc090000, 0xfc1f0000, RD_b, I3 },
365 {"deret", "", 0x4200001f, 0xffffffff, 0, G2|M1|P4 },
366 /* For ddiv, see the comments about div. */
367 {"ddiv", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3 },
368 {"ddiv", "d,v,t", 0, (int) M_DDIV_3, INSN_MACRO, I3 },
369 {"ddiv", "d,v,I", 0, (int) M_DDIV_3I, INSN_MACRO, I3 },
370 /* For ddivu, see the comments about div. */
371 {"ddivu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3 },
372 {"ddivu", "d,v,t", 0, (int) M_DDIVU_3, INSN_MACRO, I3 },
373 {"ddivu", "d,v,I", 0, (int) M_DDIVU_3I, INSN_MACRO, I3 },
374 /* The MIPS assembler treats the div opcode with two operands as
375 though the first operand appeared twice (the first operand is both
376 a source and a destination). To get the div machine instruction,
377 you must use an explicit destination of $0. */
378 {"div", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
379 {"div", "z,t", 0x0000001a, 0xffe0ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
380 {"div", "d,v,t", 0, (int) M_DIV_3, INSN_MACRO, I1 },
381 {"div", "d,v,I", 0, (int) M_DIV_3I, INSN_MACRO, I1 },
382 {"div.d", "D,V,T", 0x46200003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I1 },
383 {"div.s", "D,V,T", 0x46000003, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, I1 },
384 /* For divu, see the comments about div. */
385 {"divu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
386 {"divu", "z,t", 0x0000001b, 0xffe0ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
387 {"divu", "d,v,t", 0, (int) M_DIVU_3, INSN_MACRO, I1 },
388 {"divu", "d,v,I", 0, (int) M_DIVU_3I, INSN_MACRO, I1 },
389 {"dla", "t,o(b)", 0x64000000, 0xfc000000, WR_t|RD_s, I3 }, /* daddiu */
390 {"dla", "t,A(b)", 0, (int) M_DLA_AB, INSN_MACRO, I3 },
391 {"dli", "t,j", 0x24000000, 0xffe00000, WR_t, I3 }, /* addiu */
392 {"dli", "t,i", 0x34000000, 0xffe00000, WR_t, I3 }, /* ori */
393 {"dli", "t,I", 0, (int) M_DLI, INSN_MACRO, I3 },
394
395 {"dmadd16", "s,t", 0x00000029, 0xfc00ffff, RD_s|RD_t|WR_LO|RD_LO, V1 },
396 {"dmfc0", "t,G", 0x40200000, 0xffe007ff, LCD|WR_t|RD_C0, I3 },
397 {"dmtc0", "t,G", 0x40a00000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC, I3 },
398 {"dmfc1", "t,S", 0x44200000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, I3 },
399 {"dmtc1", "t,S", 0x44a00000, 0xffe007ff, COD|RD_t|WR_S|FP_S, I3 },
400 {"dmfc2", "t,S", 0x48200000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, I3 },
401 {"dmtc2", "t,S", 0x48a00000, 0xffe007ff, COD|RD_t|WR_S|FP_S, I3 },
402 {"dmul", "d,v,t", 0, (int) M_DMUL, INSN_MACRO, I3 },
403 {"dmul", "d,v,I", 0, (int) M_DMUL_I, INSN_MACRO, I3 },
404 {"dmulo", "d,v,t", 0, (int) M_DMULO, INSN_MACRO, I3 },
405 {"dmulo", "d,v,I", 0, (int) M_DMULO_I, INSN_MACRO, I3 },
406 {"dmulou", "d,v,t", 0, (int) M_DMULOU, INSN_MACRO, I3 },
407 {"dmulou", "d,v,I", 0, (int) M_DMULOU_I, INSN_MACRO, I3 },
408 {"dmult", "s,t", 0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3},
409 {"dmultu", "s,t", 0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3},
410 {"dneg", "d,w", 0x0000002e, 0xffe007ff, WR_d|RD_t, I3 }, /* dsub 0 */
411 {"dnegu", "d,w", 0x0000002f, 0xffe007ff, WR_d|RD_t, I3 }, /* dsubu 0*/
412 {"drem", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3 },
413 {"drem", "d,v,t", 3, (int) M_DREM_3, INSN_MACRO, I3 },
414 {"drem", "d,v,I", 3, (int) M_DREM_3I, INSN_MACRO, I3 },
415 {"dremu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3 },
416 {"dremu", "d,v,t", 3, (int) M_DREMU_3, INSN_MACRO, I3 },
417 {"dremu", "d,v,I", 3, (int) M_DREMU_3I, INSN_MACRO, I3 },
418 {"dsllv", "d,t,s", 0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s, I3 },
419 {"dsll32", "d,w,<", 0x0000003c, 0xffe0003f, WR_d|RD_t, I3 },
420 {"dsll", "d,w,s", 0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s, I3 }, /* dsllv */
421 {"dsll", "d,w,>", 0x0000003c, 0xffe0003f, WR_d|RD_t, I3 }, /* dsll32 */
422 {"dsll", "d,w,<", 0x00000038, 0xffe0003f, WR_d|RD_t, I3 },
423 {"dsrav", "d,t,s", 0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s, I3 },
424 {"dsra32", "d,w,<", 0x0000003f, 0xffe0003f, WR_d|RD_t, I3 },
425 {"dsra", "d,w,s", 0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s, I3 }, /* dsrav */
426 {"dsra", "d,w,>", 0x0000003f, 0xffe0003f, WR_d|RD_t, I3 }, /* dsra32 */
427 {"dsra", "d,w,<", 0x0000003b, 0xffe0003f, WR_d|RD_t, I3 },
428 {"dsrlv", "d,t,s", 0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s, I3 },
429 {"dsrl32", "d,w,<", 0x0000003e, 0xffe0003f, WR_d|RD_t, I3 },
430 {"dsrl", "d,w,s", 0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s, I3 }, /* dsrlv */
431 {"dsrl", "d,w,>", 0x0000003e, 0xffe0003f, WR_d|RD_t, I3 }, /* dsrl32 */
432 {"dsrl", "d,w,<", 0x0000003a, 0xffe0003f, WR_d|RD_t, I3 },
433 {"dsub", "d,v,t", 0x0000002e, 0xfc0007ff, WR_d|RD_s|RD_t, I3 },
434 {"dsub", "d,v,I", 0, (int) M_DSUB_I, INSN_MACRO, I3 },
435 {"dsubu", "d,v,t", 0x0000002f, 0xfc0007ff, WR_d|RD_s|RD_t, I3 },
436 {"dsubu", "d,v,I", 0, (int) M_DSUBU_I, INSN_MACRO, I3 },
437 {"eret", "", 0x42000018, 0xffffffff, 0, I3|M1|P4 },
438 {"floor.l.d", "D,S", 0x4620000b, 0xffff003f, WR_D|RD_S|FP_D, I3 },
439 {"floor.l.s", "D,S", 0x4600000b, 0xffff003f, WR_D|RD_S|FP_S, I3 },
440 {"floor.w.d", "D,S", 0x4620000f, 0xffff003f, WR_D|RD_S|FP_D, I2 },
441 {"floor.w.s", "D,S", 0x4600000f, 0xffff003f, WR_D|RD_S|FP_S, I2 },
442 {"flushi", "", 0xbc010000, 0xffffffff, 0, L1 },
443 {"flushd", "", 0xbc020000, 0xffffffff, 0, L1 },
444 {"flushid", "", 0xbc030000, 0xffffffff, 0, L1 },
445 {"hibernate","", 0x42000023, 0xffffffff, 0, V1 },
446 {"jr", "s", 0x00000008, 0xfc1fffff, UBD|RD_s, I1 },
447 {"j", "s", 0x00000008, 0xfc1fffff, UBD|RD_s, I1 }, /* jr */
448 /* SVR4 PIC code requires special handling for j, so it must be a
449 macro. */
450 {"j", "a", 0, (int) M_J_A, INSN_MACRO, I1 },
451 /* This form of j is used by the disassembler and internally by the
452 assembler, but will never match user input (because the line above
453 will match first). */
454 {"j", "a", 0x08000000, 0xfc000000, UBD, I1 },
455 {"jalr", "s", 0x0000f809, 0xfc1fffff, UBD|RD_s|WR_d, I1 },
456 {"jalr", "d,s", 0x00000009, 0xfc1f07ff, UBD|RD_s|WR_d, I1 },
457 /* SVR4 PIC code requires special handling for jal, so it must be a
458 macro. */
459 {"jal", "d,s", 0, (int) M_JAL_2, INSN_MACRO, I1 },
460 {"jal", "s", 0, (int) M_JAL_1, INSN_MACRO, I1 },
461 {"jal", "a", 0, (int) M_JAL_A, INSN_MACRO, I1 },
462 /* This form of jal is used by the disassembler and internally by the
463 assembler, but will never match user input (because the line above
464 will match first). */
465 {"jal", "a", 0x0c000000, 0xfc000000, UBD|WR_31, I1 },
466 /* jalx really should only be avaliable if mips16 is available,
467 but for now make it I1. */
468 {"jalx", "a", 0x74000000, 0xfc000000, UBD|WR_31, I1 },
469 {"la", "t,o(b)", 0x24000000, 0xfc000000, WR_t|RD_s, I1 }, /* addiu */
470 {"la", "t,A(b)", 0, (int) M_LA_AB, INSN_MACRO, I1 },
471 {"lb", "t,o(b)", 0x80000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
472 {"lb", "t,A(b)", 0, (int) M_LB_AB, INSN_MACRO, I1 },
473 {"lbu", "t,o(b)", 0x90000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
474 {"lbu", "t,A(b)", 0, (int) M_LBU_AB, INSN_MACRO, I1 },
475 {"ld", "t,o(b)", 0xdc000000, 0xfc000000, WR_t|RD_b, I3 },
476 {"ld", "t,o(b)", 0, (int) M_LD_OB, INSN_MACRO, I1 },
477 {"ld", "t,A(b)", 0, (int) M_LD_AB, INSN_MACRO, I1 },
478 {"ldc1", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, I2 },
479 {"ldc1", "E,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, I2 },
480 {"ldc1", "T,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, I2 },
481 {"ldc1", "E,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, I2 },
482 {"l.d", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, I2 }, /* ldc1 */
483 {"l.d", "T,o(b)", 0, (int) M_L_DOB, INSN_MACRO, I1 },
484 {"l.d", "T,A(b)", 0, (int) M_L_DAB, INSN_MACRO, I1 },
485 {"ldc2", "E,o(b)", 0xd8000000, 0xfc000000, CLD|RD_b|WR_CC, I2 },
486 {"ldc2", "E,A(b)", 0, (int) M_LDC2_AB, INSN_MACRO, I2 },
487 {"ldc3", "E,o(b)", 0xdc000000, 0xfc000000, CLD|RD_b|WR_CC, I2 },
488 {"ldc3", "E,A(b)", 0, (int) M_LDC3_AB, INSN_MACRO, I2 },
489 {"ldl", "t,o(b)", 0x68000000, 0xfc000000, LDD|WR_t|RD_b, I3 },
490 {"ldl", "t,A(b)", 0, (int) M_LDL_AB, INSN_MACRO, I3 },
491 {"ldr", "t,o(b)", 0x6c000000, 0xfc000000, LDD|WR_t|RD_b, I3 },
492 {"ldr", "t,A(b)", 0, (int) M_LDR_AB, INSN_MACRO, I3 },
493 {"ldxc1", "D,t(b)", 0x4c000001, 0xfc00f83f, LDD|WR_D|RD_t|RD_b, I4 },
494 {"lh", "t,o(b)", 0x84000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
495 {"lh", "t,A(b)", 0, (int) M_LH_AB, INSN_MACRO, I1 },
496 {"lhu", "t,o(b)", 0x94000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
497 {"lhu", "t,A(b)", 0, (int) M_LHU_AB, INSN_MACRO, I1 },
498 /* li is at the start of the table. */
499 {"li.d", "t,F", 0, (int) M_LI_D, INSN_MACRO, I1 },
500 {"li.d", "T,L", 0, (int) M_LI_DD, INSN_MACRO, I1 },
501 {"li.s", "t,f", 0, (int) M_LI_S, INSN_MACRO, I1 },
502 {"li.s", "T,l", 0, (int) M_LI_SS, INSN_MACRO, I1 },
503 {"ll", "t,o(b)", 0xc0000000, 0xfc000000, LDD|RD_b|WR_t, I2 },
504 {"ll", "t,A(b)", 0, (int) M_LL_AB, INSN_MACRO, I2 },
505 {"lld", "t,o(b)", 0xd0000000, 0xfc000000, LDD|RD_b|WR_t, I3 },
506 {"lld", "t,A(b)", 0, (int) M_LLD_AB, INSN_MACRO, I3 },
507 {"lui", "t,u", 0x3c000000, 0xffe00000, WR_t, I1 },
508 {"luxc1", "D,t(b)", 0x4c000005, 0xfc00f83f, LDD|WR_D|RD_t|RD_b, I5 },
509 {"lw", "t,o(b)", 0x8c000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
510 {"lw", "t,A(b)", 0, (int) M_LW_AB, INSN_MACRO, I1 },
511 {"lwc0", "E,o(b)", 0xc0000000, 0xfc000000, CLD|RD_b|WR_CC, I1 },
512 {"lwc0", "E,A(b)", 0, (int) M_LWC0_AB, INSN_MACRO, I1 },
513 {"lwc1", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, I1 },
514 {"lwc1", "E,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, I1 },
515 {"lwc1", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, I1 },
516 {"lwc1", "E,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, I1 },
517 {"l.s", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, I1 }, /* lwc1 */
518 {"l.s", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, I1 },
519 {"lwc2", "E,o(b)", 0xc8000000, 0xfc000000, CLD|RD_b|WR_CC, I1 },
520 {"lwc2", "E,A(b)", 0, (int) M_LWC2_AB, INSN_MACRO, I1 },
521 {"lwc3", "E,o(b)", 0xcc000000, 0xfc000000, CLD|RD_b|WR_CC, I1 },
522 {"lwc3", "E,A(b)", 0, (int) M_LWC3_AB, INSN_MACRO, I1 },
523 {"lwl", "t,o(b)", 0x88000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
524 {"lwl", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO, I1 },
525 {"lcache", "t,o(b)", 0x88000000, 0xfc000000, LDD|RD_b|WR_t, I2 }, /* same */
526 {"lcache", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO, I2 }, /* as lwl */
527 {"lwr", "t,o(b)", 0x98000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
528 {"lwr", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO, I1 },
529 {"flush", "t,o(b)", 0x98000000, 0xfc000000, LDD|RD_b|WR_t, I2 }, /* same */
530 {"flush", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO, I2 }, /* as lwr */
531 {"lwu", "t,o(b)", 0x9c000000, 0xfc000000, LDD|RD_b|WR_t, I3 },
532 {"lwu", "t,A(b)", 0, (int) M_LWU_AB, INSN_MACRO, I3 },
533 {"lwxc1", "D,t(b)", 0x4c000000, 0xfc00f83f, LDD|WR_D|RD_t|RD_b, I4 },
534 {"mad", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, P3|P4 },
535 {"madu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, P3|P4 },
536 {"madd.d", "D,R,S,T", 0x4c000021, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 },
537 {"madd.s", "D,R,S,T", 0x4c000020, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 },
538 {"madd.ps", "D,R,S,T", 0x4c000026, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I5 },
539 {"madd", "s,t", 0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, L1 },
540 {"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, P4 },
541 {"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|IS_M, G1|M1 },
542 {"madd", "d,s,t", 0x70000000, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|IS_M, G1 },
543 {"maddu", "s,t", 0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, L1 },
544 {"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, P4 },
545 {"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|IS_M, G1|M1},
546 {"maddu", "d,s,t", 0x70000001, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|IS_M, G1},
547 {"madd16", "s,t", 0x00000028, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, V1 },
548 {"mfc0", "t,G", 0x40000000, 0xffe007ff, LCD|WR_t|RD_C0, I1 },
549 {"mfc0", "t,G,H", 0x40000000, 0xffe007f8, LCD|WR_t|RD_C0, P4 },
550 {"mfc1", "t,S", 0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, I1},
551 {"mfc1", "t,G", 0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, I1},
552 {"mfc1", "t,G,H", 0x44000000, 0xffe007f8, LCD|WR_t|RD_S|FP_S, P4},
553 {"mfc2", "t,G", 0x48000000, 0xffe007ff, LCD|WR_t|RD_C2, I1 },
554 {"mfc2", "t,G,H", 0x48000000, 0xffe007f8, LCD|WR_t|RD_C2, P4 },
555 {"mfc3", "t,G", 0x4c000000, 0xffe007ff, LCD|WR_t|RD_C3, I1 },
556 {"mfc3", "t,G,H", 0x4c000000, 0xffe007f8, LCD|WR_t|RD_C3, P4 },
557 {"mfhi", "d", 0x00000010, 0xffff07ff, WR_d|RD_HI, I1 },
558 {"mflo", "d", 0x00000012, 0xffff07ff, WR_d|RD_LO, I1 },
559 {"mov.d", "D,S", 0x46200006, 0xffff003f, WR_D|RD_S|FP_D, I1 },
560 {"mov.s", "D,S", 0x46000006, 0xffff003f, WR_D|RD_S|FP_S, I1 },
561 {"mov.ps", "D,S", 0x46c00006, 0xffff003f, WR_D|RD_S|FP_D, I5 },
562 {"movf", "d,s,N", 0x00000001, 0xfc0307ff, WR_d|RD_s|RD_CC|FP_D|FP_S, I4|M1},
563 {"movf.d", "D,S,N", 0x46200011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, I4|M1 },
564 {"movf.s", "D,S,N", 0x46000011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S, I4|M1 },
565 {"movf.ps", "D,S,N", 0x46c00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, I5 },
566 {"movn", "d,v,t", 0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t, I4|M1|P4 },
567 {"ffc", "d,v", 0x0000000b, 0xfc1f07ff, WR_d|RD_s,L1 },
568 {"movn.d", "D,S,t", 0x46200013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, I4|M1 },
569 {"movn.s", "D,S,t", 0x46000013, 0xffe0003f, WR_D|RD_S|RD_t|FP_S, I4|M1 },
570 {"movt", "d,s,N", 0x00010001, 0xfc0307ff, WR_d|RD_s|RD_CC, I4|M1 },
571 {"movt.d", "D,S,N", 0x46210011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, I4|M1 },
572 {"movt.s", "D,S,N", 0x46010011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S, I4|M1 },
573 {"movt.ps", "D,S,N", 0x46c10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, I5},
574 {"movz", "d,v,t", 0x0000000a, 0xfc0007ff, WR_d|RD_s|RD_t, I4|M1|P4 },
575 {"ffs", "d,v", 0x0000000a, 0xfc1f07ff, WR_d|RD_s,L1 },
576 {"movz.d", "D,S,t", 0x46200012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, I4|M1 },
577 {"movz.s", "D,S,t", 0x46000012, 0xffe0003f, WR_D|RD_S|RD_t|FP_S, I4|M1 },
578 /* move is at the top of the table. */
579 {"msub.d", "D,R,S,T", 0x4c000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 },
580 {"msub.s", "D,R,S,T", 0x4c000028, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 },
581 {"msub.ps", "D,R,S,T", 0x4c00002e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I5 },
582 {"msub", "s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO,L1 },
583 {"msub", "s,t", 0x70000004, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, P4 },
584 {"msubu", "s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO,L1 },
585 {"msubu", "s,t", 0x70000005, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, P4 },
586 {"mtc0", "t,G", 0x40800000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC, I1 },
587 {"mtc0", "t,G,H", 0x40800000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC, P4 },
588 {"mtc1", "t,S", 0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S, I1 },
589 {"mtc1", "t,G", 0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S, I1 },
590 {"mtc1", "t,G,H", 0x44800000, 0xffe007f8, COD|RD_t|WR_S|FP_S, P4 },
591 {"mtc2", "t,G", 0x48800000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC, I1 },
592 {"mtc2", "t,G,H", 0x48800000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC, P4 },
593 {"mtc3", "t,G", 0x4c800000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC, I1 },
594 {"mtc3", "t,G,H", 0x4c800000, 0xffe007f8, COD|RD_t|WR_C3|WR_CC, P4 },
595 {"mthi", "s", 0x00000011, 0xfc1fffff, RD_s|WR_HI, I1 },
596 {"mtlo", "s", 0x00000013, 0xfc1fffff, RD_s|WR_LO, I1 },
597 {"mul.d", "D,V,T", 0x46200002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I1 },
598 {"mul.s", "D,V,T", 0x46000002, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, I1 },
599 {"mul.ps", "D,V,T", 0x46c00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5 },
600 {"mul", "d,v,t", 0x70000002, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HI|WR_LO, P3|P4 },
601 {"mul", "d,v,t", 0, (int) M_MUL, INSN_MACRO, I1 },
602 {"mul", "d,v,I", 0, (int) M_MUL_I, INSN_MACRO, I1 },
603 {"mulo", "d,v,t", 0, (int) M_MULO, INSN_MACRO, I1 },
604 {"mulo", "d,v,I", 0, (int) M_MULO_I, INSN_MACRO, I1 },
605 {"mulou", "d,v,t", 0, (int) M_MULOU, INSN_MACRO, I1 },
606 {"mulou", "d,v,I", 0, (int) M_MULOU_I, INSN_MACRO, I1 },
607 {"mult", "s,t", 0x00000018, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|IS_M, I1},
608 {"mult", "d,s,t", 0x00000018, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|IS_M, G1},
609 {"multu", "s,t", 0x00000019, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|IS_M, I1},
610 {"multu", "d,s,t", 0x00000019, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|IS_M, G1},
611 {"neg", "d,w", 0x00000022, 0xffe007ff, WR_d|RD_t, I1 }, /* sub 0 */
612 {"negu", "d,w", 0x00000023, 0xffe007ff, WR_d|RD_t, I1 }, /* subu 0 */
613 {"neg.d", "D,V", 0x46200007, 0xffff003f, WR_D|RD_S|FP_D, I1 },
614 {"neg.s", "D,V", 0x46000007, 0xffff003f, WR_D|RD_S|FP_S, I1 },
615 {"neg.ps", "D,V", 0x46c00007, 0xffff003f, WR_D|RD_S|FP_D,I5 },
616 {"nmadd.d", "D,R,S,T", 0x4c000031, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 },
617 {"nmadd.s", "D,R,S,T", 0x4c000030, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 },
618 {"nmadd.ps","D,R,S,T", 0x4c000036, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I5 },
619 {"nmsub.d", "D,R,S,T", 0x4c000039, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 },
620 {"nmsub.s", "D,R,S,T", 0x4c000038, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 },
621 {"nmsub.ps","D,R,S,T", 0x4c00003e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I5 },
622 /* nop is at the start of the table. */
623 {"nor", "d,v,t", 0x00000027, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
624 {"nor", "t,r,I", 0, (int) M_NOR_I, INSN_MACRO, I1 },
625 {"not", "d,v", 0x00000027, 0xfc1f07ff, WR_d|RD_s|RD_t, I1 },/*nor d,s,0*/
626 {"or", "d,v,t", 0x00000025, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
627 {"or", "t,r,I", 0, (int) M_OR_I, INSN_MACRO, I1 },
628 {"ori", "t,r,i", 0x34000000, 0xfc000000, WR_t|RD_s, I1 },
629
630 {"pll.ps", "D,V,T", 0x46c0002c, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
631 {"plu.ps", "D,V,T", 0x46c0002d, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
632
633 /* pref is at the start of the table. */
634 {"prefx", "h,t(b)", 0x4c00000f, 0xfc0007ff, RD_b|RD_t, I4 },
635
636 {"pul.ps", "D,V,T", 0x46c0002e, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
637 {"puu.ps", "D,V,T", 0x46c0002f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
638
639 {"recip.d", "D,S", 0x46200015, 0xffff003f, WR_D|RD_S|FP_D, I4 },
640 {"recip.s", "D,S", 0x46000015, 0xffff003f, WR_D|RD_S|FP_S, I4 },
641 {"rem", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
642 {"rem", "d,v,t", 0, (int) M_REM_3, INSN_MACRO, I1 },
643 {"rem", "d,v,I", 0, (int) M_REM_3I, INSN_MACRO, I1 },
644 {"remu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
645 {"remu", "d,v,t", 0, (int) M_REMU_3, INSN_MACRO, I1 },
646 {"remu", "d,v,I", 0, (int) M_REMU_3I, INSN_MACRO, I1 },
647 {"rfe", "", 0x42000010, 0xffffffff, 0, I1|T3 },
648 {"rol", "d,v,t", 0, (int) M_ROL, INSN_MACRO, I1 },
649 {"rol", "d,v,I", 0, (int) M_ROL_I, INSN_MACRO, I1 },
650 {"ror", "d,v,t", 0, (int) M_ROR, INSN_MACRO, I1 },
651 {"ror", "d,v,I", 0, (int) M_ROR_I, INSN_MACRO, I1 },
652 {"round.l.d", "D,S", 0x46200008, 0xffff003f, WR_D|RD_S|FP_D, I3 },
653 {"round.l.s", "D,S", 0x46000008, 0xffff003f, WR_D|RD_S|FP_S, I3 },
654 {"round.w.d", "D,S", 0x4620000c, 0xffff003f, WR_D|RD_S|FP_D, I2 },
655 {"round.w.s", "D,S", 0x4600000c, 0xffff003f, WR_D|RD_S|FP_S, I2 },
656 {"rsqrt.d", "D,S", 0x46200016, 0xffff003f, WR_D|RD_S|FP_D, I4 },
657 {"rsqrt.s", "D,S", 0x46000016, 0xffff003f, WR_D|RD_S|FP_S, I4 },
658 {"sb", "t,o(b)", 0xa0000000, 0xfc000000, SM|RD_t|RD_b, I1 },
659 {"sb", "t,A(b)", 0, (int) M_SB_AB, INSN_MACRO, I1 },
660 {"sc", "t,o(b)", 0xe0000000, 0xfc000000, SM|RD_t|WR_t|RD_b, I2 },
661 {"sc", "t,A(b)", 0, (int) M_SC_AB, INSN_MACRO, I2 },
662 {"scd", "t,o(b)", 0xf0000000, 0xfc000000, SM|RD_t|WR_t|RD_b, I3 },
663 {"scd", "t,A(b)", 0, (int) M_SCD_AB, INSN_MACRO, I3 },
664 {"sd", "t,o(b)", 0xfc000000, 0xfc000000, SM|RD_t|RD_b, I3 },
665 {"sd", "t,o(b)", 0, (int) M_SD_OB, INSN_MACRO, I1 },
666 {"sd", "t,A(b)", 0, (int) M_SD_AB, INSN_MACRO, I1 },
667 {"sdbbp", "", 0x0000000e, 0xffffffff, TRAP, G2|M1 },
668 {"sdbbp", "c", 0x0000000e, 0xfc00ffff, TRAP, G2|M1 },
669 {"sdbbp", "c,q", 0x0000000e, 0xfc00003f, TRAP, G2|M1 },
670 {"sdbbp", "B", 0x7000003f, 0xfc00003f, TRAP, P4 },
671 {"sdc1", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, I2 },
672 {"sdc1", "E,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, I2 },
673 {"sdc1", "T,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, I2 },
674 {"sdc1", "E,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, I2 },
675 {"sdc2", "E,o(b)", 0xf8000000, 0xfc000000, SM|RD_C2|RD_b, I2 },
676 {"sdc2", "E,A(b)", 0, (int) M_SDC2_AB, INSN_MACRO, I2 },
677 {"sdc3", "E,o(b)", 0xfc000000, 0xfc000000, SM|RD_C3|RD_b, I2 },
678 {"sdc3", "E,A(b)", 0, (int) M_SDC3_AB, INSN_MACRO, I2 },
679 {"s.d", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, I2 },
680 {"s.d", "T,o(b)", 0, (int) M_S_DOB, INSN_MACRO, I1 },
681 {"s.d", "T,A(b)", 0, (int) M_S_DAB, INSN_MACRO, I1 },
682 {"sdl", "t,o(b)", 0xb0000000, 0xfc000000, SM|RD_t|RD_b, I3 },
683 {"sdl", "t,A(b)", 0, (int) M_SDL_AB, INSN_MACRO, I3 },
684 {"sdr", "t,o(b)", 0xb4000000, 0xfc000000, SM|RD_t|RD_b, I3 },
685 {"sdr", "t,A(b)", 0, (int) M_SDR_AB, INSN_MACRO, I3 },
686 {"sdxc1", "S,t(b)", 0x4c000009, 0xfc0007ff, SM|RD_S|RD_t|RD_b, I4 },
687 {"selsl", "d,v,t", 0x00000005, 0xfc0007ff, WR_d|RD_s|RD_t,L1 },
688 {"selsr", "d,v,t", 0x00000001, 0xfc0007ff, WR_d|RD_s|RD_t,L1 },
689 {"seq", "d,v,t", 0, (int) M_SEQ, INSN_MACRO, I1 },
690 {"seq", "d,v,I", 0, (int) M_SEQ_I, INSN_MACRO, I1 },
691 {"sge", "d,v,t", 0, (int) M_SGE, INSN_MACRO, I1 },
692 {"sge", "d,v,I", 0, (int) M_SGE_I, INSN_MACRO, I1 },
693 {"sgeu", "d,v,t", 0, (int) M_SGEU, INSN_MACRO, I1 },
694 {"sgeu", "d,v,I", 0, (int) M_SGEU_I, INSN_MACRO, I1 },
695 {"sgt", "d,v,t", 0, (int) M_SGT, INSN_MACRO, I1 },
696 {"sgt", "d,v,I", 0, (int) M_SGT_I, INSN_MACRO, I1 },
697 {"sgtu", "d,v,t", 0, (int) M_SGTU, INSN_MACRO, I1 },
698 {"sgtu", "d,v,I", 0, (int) M_SGTU_I, INSN_MACRO, I1 },
699 {"sh", "t,o(b)", 0xa4000000, 0xfc000000, SM|RD_t|RD_b, I1 },
700 {"sh", "t,A(b)", 0, (int) M_SH_AB, INSN_MACRO, I1 },
701 {"sle", "d,v,t", 0, (int) M_SLE, INSN_MACRO, I1 },
702 {"sle", "d,v,I", 0, (int) M_SLE_I, INSN_MACRO, I1 },
703 {"sleu", "d,v,t", 0, (int) M_SLEU, INSN_MACRO, I1 },
704 {"sleu", "d,v,I", 0, (int) M_SLEU_I, INSN_MACRO, I1 },
705 {"sllv", "d,t,s", 0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s, I1 },
706 {"sll", "d,w,s", 0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s, I1 }, /* sllv */
707 {"sll", "d,w,<", 0x00000000, 0xffe0003f, WR_d|RD_t, I1 },
708 {"slt", "d,v,t", 0x0000002a, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
709 {"slt", "d,v,I", 0, (int) M_SLT_I, INSN_MACRO, I1 },
710 {"slti", "t,r,j", 0x28000000, 0xfc000000, WR_t|RD_s, I1 },
711 {"sltiu", "t,r,j", 0x2c000000, 0xfc000000, WR_t|RD_s, I1 },
712 {"sltu", "d,v,t", 0x0000002b, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
713 {"sltu", "d,v,I", 0, (int) M_SLTU_I, INSN_MACRO, I1 },
714 {"sne", "d,v,t", 0, (int) M_SNE, INSN_MACRO, I1 },
715 {"sne", "d,v,I", 0, (int) M_SNE_I, INSN_MACRO, I1 },
716 {"sqrt.d", "D,S", 0x46200004, 0xffff003f, WR_D|RD_S|FP_D, I2 },
717 {"sqrt.s", "D,S", 0x46000004, 0xffff003f, WR_D|RD_S|FP_S, I2 },
718 {"srav", "d,t,s", 0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s, I1 },
719 {"sra", "d,w,s", 0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s, I1 }, /* srav */
720 {"sra", "d,w,<", 0x00000003, 0xffe0003f, WR_d|RD_t, I1 },
721 {"srlv", "d,t,s", 0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s, I1 },
722 {"srl", "d,w,s", 0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s, I1 }, /* srlv */
723 {"srl", "d,w,<", 0x00000002, 0xffe0003f, WR_d|RD_t, I1 },
724 /* ssnop is at the start of the table. */
725 {"standby", "", 0x42000021, 0xffffffff, 0, V1 },
726 {"sub", "d,v,t", 0x00000022, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
727 {"sub", "d,v,I", 0, (int) M_SUB_I, INSN_MACRO, I1 },
728 {"sub.d", "D,V,T", 0x46200001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I1 },
729 {"sub.s", "D,V,T", 0x46000001, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, I1 },
730 {"sub.ps", "D,V,T", 0x46c00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5 },
731 {"subu", "d,v,t", 0x00000023, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
732 {"subu", "d,v,I", 0, (int) M_SUBU_I, INSN_MACRO, I1 },
733 {"suspend", "", 0x42000022, 0xffffffff, 0, V1 },
734 {"suxc1", "S,t(b)", 0x4c00000d, 0xfc0007ff, SM|RD_S|RD_t|RD_b, I5 },
735 {"sw", "t,o(b)", 0xac000000, 0xfc000000, SM|RD_t|RD_b, I1 },
736 {"sw", "t,A(b)", 0, (int) M_SW_AB, INSN_MACRO, I1 },
737 {"swc0", "E,o(b)", 0xe0000000, 0xfc000000, SM|RD_C0|RD_b, I1 },
738 {"swc0", "E,A(b)", 0, (int) M_SWC0_AB, INSN_MACRO, I1 },
739 {"swc1", "T,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, I1 },
740 {"swc1", "E,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, I1 },
741 {"swc1", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, I1 },
742 {"swc1", "E,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, I1 },
743 {"s.s", "T,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, I1 }, /* swc1 */
744 {"s.s", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, I1 },
745 {"swc2", "E,o(b)", 0xe8000000, 0xfc000000, SM|RD_C2|RD_b, I1 },
746 {"swc2", "E,A(b)", 0, (int) M_SWC2_AB, INSN_MACRO, I1 },
747 {"swc3", "E,o(b)", 0xec000000, 0xfc000000, SM|RD_C3|RD_b, I1 },
748 {"swc3", "E,A(b)", 0, (int) M_SWC3_AB, INSN_MACRO, I1 },
749 {"swl", "t,o(b)", 0xa8000000, 0xfc000000, SM|RD_t|RD_b, I1 },
750 {"swl", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO, I1 },
751 {"scache", "t,o(b)", 0xa8000000, 0xfc000000, RD_t|RD_b, I2 }, /* same */
752 {"scache", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO, I2 }, /* as swl */
753 {"swr", "t,o(b)", 0xb8000000, 0xfc000000, SM|RD_t|RD_b, I1 },
754 {"swr", "t,A(b)", 0, (int) M_SWR_AB, INSN_MACRO, I1 },
755 {"invalidate", "t,o(b)",0xb8000000, 0xfc000000, RD_t|RD_b, I2 }, /* same */
756 {"invalidate", "t,A(b)",0, (int) M_SWR_AB, INSN_MACRO, I2 }, /* as swr */
757 {"swxc1", "S,t(b)", 0x4c000008, 0xfc0007ff, SM|RD_S|RD_t|RD_b, I4 },
758 {"sync", "", 0x0000000f, 0xffffffff, INSN_SYNC, I2|G1 },
759 {"sync.p", "", 0x0000040f, 0xffffffff, INSN_SYNC, I2 },
760 {"sync.l", "", 0x0000000f, 0xffffffff, INSN_SYNC, I2 },
761 {"syscall", "", 0x0000000c, 0xffffffff, TRAP, I1 },
762 {"syscall", "B", 0x0000000c, 0xfc00003f, TRAP, I1 },
763 {"teqi", "s,j", 0x040c0000, 0xfc1f0000, RD_s|TRAP, I2 },
764 {"teq", "s,t", 0x00000034, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
765 {"teq", "s,t,q", 0x00000034, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
766 {"teq", "s,j", 0x040c0000, 0xfc1f0000, RD_s|TRAP, I2 }, /* teqi */
767 {"teq", "s,I", 0, (int) M_TEQ_I, INSN_MACRO, I2 },
768 {"tgei", "s,j", 0x04080000, 0xfc1f0000, RD_s|TRAP, I2 },
769 {"tge", "s,t", 0x00000030, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
770 {"tge", "s,t,q", 0x00000030, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
771 {"tge", "s,j", 0x04080000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tgei */
772 {"tge", "s,I", 0, (int) M_TGE_I, INSN_MACRO, I2 },
773 {"tgeiu", "s,j", 0x04090000, 0xfc1f0000, RD_s|TRAP, I2 },
774 {"tgeu", "s,t", 0x00000031, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
775 {"tgeu", "s,t,q", 0x00000031, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
776 {"tgeu", "s,j", 0x04090000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tgeiu */
777 {"tgeu", "s,I", 0, (int) M_TGEU_I, INSN_MACRO, I2 },
778 {"tlbp", "", 0x42000008, 0xffffffff, INSN_TLB, I1|M1|P4 },
779 {"tlbr", "", 0x42000001, 0xffffffff, INSN_TLB, I1|M1|P4 },
780 {"tlbwi", "", 0x42000002, 0xffffffff, INSN_TLB, I1|M1|P4 },
781 {"tlbwr", "", 0x42000006, 0xffffffff, INSN_TLB, I1|M1|P4 },
782 {"tlti", "s,j", 0x040a0000, 0xfc1f0000, RD_s|TRAP, I2 },
783 {"tlt", "s,t", 0x00000032, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
784 {"tlt", "s,t,q", 0x00000032, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
785 {"tlt", "s,j", 0x040a0000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tlti */
786 {"tlt", "s,I", 0, (int) M_TLT_I, INSN_MACRO, I2 },
787 {"tltiu", "s,j", 0x040b0000, 0xfc1f0000, RD_s|TRAP, I2 },
788 {"tltu", "s,t", 0x00000033, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
789 {"tltu", "s,t,q", 0x00000033, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
790 {"tltu", "s,j", 0x040b0000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tltiu */
791 {"tltu", "s,I", 0, (int) M_TLTU_I, INSN_MACRO, I2 },
792 {"tnei", "s,j", 0x040e0000, 0xfc1f0000, RD_s|TRAP, I2 },
793 {"tne", "s,t", 0x00000036, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
794 {"tne", "s,t,q", 0x00000036, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
795 {"tne", "s,j", 0x040e0000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tnei */
796 {"tne", "s,I", 0, (int) M_TNE_I, INSN_MACRO, I2 },
797 {"trunc.l.d", "D,S", 0x46200009, 0xffff003f, WR_D|RD_S|FP_D, I3 },
798 {"trunc.l.s", "D,S", 0x46000009, 0xffff003f, WR_D|RD_S|FP_S, I3 },
799 {"trunc.w.d", "D,S", 0x4620000d, 0xffff003f, WR_D|RD_S|FP_D, I2 },
800 {"trunc.w.d", "D,S,x", 0x4620000d, 0xffff003f, WR_D|RD_S|FP_D, I2 },
801 {"trunc.w.d", "D,S,t", 0, (int) M_TRUNCWD, INSN_MACRO, I1 },
802 {"trunc.w.s", "D,S", 0x4600000d, 0xffff003f, WR_D|RD_S|FP_S, I2 },
803 {"trunc.w.s", "D,S,x", 0x4600000d, 0xffff003f, WR_D|RD_S|FP_S, I2 },
804 {"trunc.w.s", "D,S,t", 0, (int) M_TRUNCWS, INSN_MACRO, I1 },
805 {"uld", "t,o(b)", 0, (int) M_ULD, INSN_MACRO, I3 },
806 {"uld", "t,A(b)", 0, (int) M_ULD_A, INSN_MACRO, I3 },
807 {"ulh", "t,o(b)", 0, (int) M_ULH, INSN_MACRO, I1 },
808 {"ulh", "t,A(b)", 0, (int) M_ULH_A, INSN_MACRO, I1 },
809 {"ulhu", "t,o(b)", 0, (int) M_ULHU, INSN_MACRO, I1 },
810 {"ulhu", "t,A(b)", 0, (int) M_ULHU_A, INSN_MACRO, I1 },
811 {"ulw", "t,o(b)", 0, (int) M_ULW, INSN_MACRO, I1 },
812 {"ulw", "t,A(b)", 0, (int) M_ULW_A, INSN_MACRO, I1 },
813 {"usd", "t,o(b)", 0, (int) M_USD, INSN_MACRO, I3 },
814 {"usd", "t,A(b)", 0, (int) M_USD_A, INSN_MACRO, I3 },
815 {"ush", "t,o(b)", 0, (int) M_USH, INSN_MACRO, I1 },
816 {"ush", "t,A(b)", 0, (int) M_USH_A, INSN_MACRO, I1 },
817 {"usw", "t,o(b)", 0, (int) M_USW, INSN_MACRO, I1 },
818 {"usw", "t,A(b)", 0, (int) M_USW_A, INSN_MACRO, I1 },
819 {"xor", "d,v,t", 0x00000026, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
820 {"xor", "t,r,I", 0, (int) M_XOR_I, INSN_MACRO, I1 },
821 {"xori", "t,r,i", 0x38000000, 0xfc000000, WR_t|RD_s, I1 },
822 {"wait", "", 0x42000020, 0xffffffff, TRAP, I3|M1|P4 },
823 {"wait", "J", 0x42000020, 0xfe00003f, TRAP, P4 },
824 {"waiti", "", 0x42000020, 0xffffffff, TRAP, L1 },
825 {"wb", "o(b)", 0xbc040000, 0xfc1f0000, SM|RD_b, L1 },
826 /* No hazard protection on coprocessor instructions--they shouldn't
827 change the state of the processor and if they do it's up to the
828 user to put in nops as necessary. These are at the end so that the
829 disasembler recognizes more specific versions first. */
830 {"c0", "C", 0x42000000, 0xfe000000, 0, I1 },
831 {"c1", "C", 0x46000000, 0xfe000000, 0, I1 },
832 {"c2", "C", 0x4a000000, 0xfe000000, 0, I1 },
833 {"c3", "C", 0x4e000000, 0xfe000000, 0, I1 },
834 {"cop0", "C", 0, (int) M_COP0, INSN_MACRO, I1 },
835 {"cop1", "C", 0, (int) M_COP1, INSN_MACRO, I1 },
836 {"cop2", "C", 0, (int) M_COP2, INSN_MACRO, I1 },
837 {"cop3", "C", 0, (int) M_COP3, INSN_MACRO, I1 },
838
839 /* Conflicts with the 4650's "mul" instruction. Nobody's using the
840 4010 any more, so move this insn out of the way. If the object
841 format gave us more info, we could do this right. */
842 {"addciu", "t,r,j", 0x70000000, 0xfc000000, WR_t|RD_s,L1 },
843 };
844
845 #define MIPS_NUM_OPCODES \
846 ((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0])))
847 const int bfd_mips_num_builtin_opcodes = MIPS_NUM_OPCODES;
848
849 /* const removed from the following to allow for dynamic extensions to the
850 * built-in instruction set. */
851 struct mips_opcode *mips_opcodes =
852 (struct mips_opcode *) mips_builtin_opcodes;
853 int bfd_mips_num_opcodes = MIPS_NUM_OPCODES;
854 #undef MIPS_NUM_OPCODES
855
GDB Binutils - Deliverables
This page took 0.075061 seconds and 4 git commands to generate.