1 /* Disassemble V850 instructions.
2 Copyright 1996, 1997, 1998, 2000, 2001, 2002
3 Free Software Foundation, Inc.
5 This program is free software; you can redistribute it and/or modify
6 it under the terms of the GNU General Public License as published by
7 the Free Software Foundation; either version 2 of the License, or
8 (at your option) any later version.
10 This program is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 GNU General Public License for more details.
15 You should have received a copy of the GNU General Public License
16 along with this program; if not, write to the Free Software
17 Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
23 #include "opcode/v850.h"
27 static const char *const v850_reg_names
[] =
28 { "r0", "r1", "r2", "sp", "gp", "r5", "r6", "r7",
29 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15",
30 "r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23",
31 "r24", "r25", "r26", "r27", "r28", "r29", "ep", "lp" };
33 static const char *const v850_sreg_names
[] =
34 { "eipc", "eipsw", "fepc", "fepsw", "ecr", "psw", "sr6", "sr7",
35 "sr8", "sr9", "sr10", "sr11", "sr12", "sr13", "sr14", "sr15",
36 "ctpc", "ctpsw", "dbpc", "dbpsw", "ctbp", "sr21", "sr22", "sr23",
37 "sr24", "sr25", "sr26", "sr27", "sr28", "sr29", "sr30", "sr31",
38 "sr16", "sr17", "sr18", "sr19", "sr20", "sr21", "sr22", "sr23",
39 "sr24", "sr25", "sr26", "sr27", "sr28", "sr29", "sr30", "sr31" };
41 static const char *const v850_cc_names
[] =
42 { "v", "c/l", "z", "nh", "s/n", "t", "lt", "le",
43 "nv", "nc/nl", "nz", "h", "ns/p", "sa", "ge", "gt" };
45 static int disassemble
46 PARAMS ((bfd_vma
, struct disassemble_info
*, unsigned long));
49 disassemble (memaddr
, info
, insn
)
51 struct disassemble_info
*info
;
54 struct v850_opcode
*op
= (struct v850_opcode
*)v850_opcodes
;
55 const struct v850_operand
*operand
;
57 int short_op
= ((insn
& 0x0600) != 0x0600);
61 /* Special case: 32 bit MOV */
62 if ((insn
& 0xffe0) == 0x0620)
65 bytes_read
= short_op
? 2 : 4;
67 /* If this is a two byte insn, then mask off the high bits. */
75 target_processor
= PROCESSOR_V850
;
79 target_processor
= PROCESSOR_V850E
;
83 /* Find the opcode. */
86 if ((op
->mask
& insn
) == op
->opcode
87 && (op
->processors
& target_processor
))
89 const unsigned char *opindex_ptr
;
94 (*info
->fprintf_func
) (info
->stream
, "%s\t", op
->name
);
95 /*fprintf (stderr, "match: mask: %x insn: %x, opcode: %x, name: %s\n", op->mask, insn, op->opcode, op->name );*/
98 /* Now print the operands.
100 MEMOP is the operand number at which a memory
101 address specification starts, or zero if this
102 instruction has no memory addresses.
104 A memory address is always two arguments.
106 This information allows us to determine when to
107 insert commas into the output stream as well as
108 when to insert disp[reg] expressions onto the
111 for (opindex_ptr
= op
->operands
, opnum
= 1;
113 opindex_ptr
++, opnum
++)
120 operand
= &v850_operands
[*opindex_ptr
];
122 if (operand
->extract
)
123 value
= (operand
->extract
) (insn
, 0);
126 if (operand
->bits
== -1)
127 value
= (insn
& operand
->shift
);
129 value
= (insn
>> operand
->shift
) & ((1 << operand
->bits
) - 1);
131 if (operand
->flags
& V850_OPERAND_SIGNED
)
132 value
= ((long)(value
<< (32 - operand
->bits
))
133 >> (32 - operand
->bits
));
136 /* The first operand is always output without any
139 For the following arguments:
141 If memop && opnum == memop + 1, then we need '[' since
142 we're about to output the register used in a memory
145 If memop && opnum == memop + 2, then we need ']' since
146 we just finished the register in a memory reference. We
147 also need a ',' before this operand.
149 Else we just need a comma.
151 We may need to output a trailing ']' if the last operand
152 in an instruction is the register for a memory address.
154 The exception (and there's always an exception) is the
155 "jmp" insn which needs square brackets around it's only
156 register argument. */
158 if (memop
&& opnum
== memop
+ 1) info
->fprintf_func (info
->stream
, "[");
159 else if (memop
&& opnum
== memop
+ 2) info
->fprintf_func (info
->stream
, "],");
160 else if (memop
== 1 && opnum
== 1
161 && (operand
->flags
& V850_OPERAND_REG
))
162 info
->fprintf_func (info
->stream
, "[");
163 else if (opnum
> 1) info
->fprintf_func (info
->stream
, ", ");
165 /* extract the flags, ignorng ones which do not effect disassembly output. */
166 flag
= operand
->flags
;
167 flag
&= ~ V850_OPERAND_SIGNED
;
168 flag
&= ~ V850_OPERAND_RELAX
;
173 case V850_OPERAND_REG
: info
->fprintf_func (info
->stream
, "%s", v850_reg_names
[value
]); break;
174 case V850_OPERAND_SRG
: info
->fprintf_func (info
->stream
, "%s", v850_sreg_names
[value
]); break;
175 case V850_OPERAND_CC
: info
->fprintf_func (info
->stream
, "%s", v850_cc_names
[value
]); break;
176 case V850_OPERAND_EP
: info
->fprintf_func (info
->stream
, "ep"); break;
177 default: info
->fprintf_func (info
->stream
, "%d", value
); break;
178 case V850_OPERAND_DISP
:
180 bfd_vma addr
= value
+ memaddr
;
182 /* On the v850 the top 8 bits of an address are used by an overlay manager.
183 Thus it may happen that when we are looking for a symbol to match
184 against an address with some of its top bits set, the search fails to
185 turn up an exact match. In this case we try to find an exact match
186 against a symbol in the lower address space, and if we find one, we
187 use that address. We only do this for JARL instructions however, as
188 we do not want to misinterpret branch instructions. */
189 if (operand
->bits
== 22)
191 if ( ! info
->symbol_at_address_func (addr
, info
)
192 && ((addr
& 0xFF000000) != 0)
193 && info
->symbol_at_address_func (addr
& 0x00FFFFFF, info
))
198 info
->print_address_func (addr
, info
);
204 static int list12_regs
[32] = { 30, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 31, 29, 28, 23, 22, 21, 20, 27, 26, 25, 24 };
205 static int list18_h_regs
[32] = { 19, 18, 17, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, -1, 30, 31, 29, 28, 23, 22, 21, 20, 27, 26, 25, 24 };
206 static int list18_l_regs
[32] = { 3, 2, 1, -2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, -1, 14, 15, 13, 12, 7, 6, 5, 4, 11, 10, 9, 8 };
209 unsigned long int mask
= 0;
214 switch (operand
->shift
)
216 case 0xffe00001: regs
= list12_regs
; break;
217 case 0xfff8000f: regs
= list18_h_regs
; break;
218 case 0xfff8001f: regs
= list18_l_regs
; value
&= ~0x10; break; /* Do not include magic bit */
220 /* xgettext:c-format */
221 fprintf (stderr
, _("unknown operand shift: %x\n"), operand
->shift
);
225 for (i
= 0; i
< 32; i
++)
227 if (value
& (1 << i
))
231 default: mask
|= (1 << regs
[ i
]); break;
232 /* xgettext:c-format */
233 case 0: fprintf (stderr
, _("unknown pop reg: %d\n"), i
); abort();
234 case -1: pc
= 1; break;
235 case -2: sr
= 1; break;
240 info
->fprintf_func (info
->stream
, "{");
242 if (mask
|| pc
|| sr
)
249 for (bit
= 0; bit
< 32; bit
++)
250 if (mask
& (1 << bit
))
252 unsigned long int first
= bit
;
253 unsigned long int last
;
256 info
->fprintf_func (info
->stream
, ", ");
260 info
->fprintf_func (info
->stream
, v850_reg_names
[first
]);
262 for (bit
++; bit
< 32; bit
++)
263 if ((mask
& (1 << bit
)) == 0)
268 if (last
> first
+ 1)
270 info
->fprintf_func (info
->stream
, " - %s", v850_reg_names
[ last
- 1 ]);
276 info
->fprintf_func (info
->stream
, "%sPC", mask
? ", " : "");
278 info
->fprintf_func (info
->stream
, "%sSR", (mask
|| pc
) ? ", " : "");
281 info
->fprintf_func (info
->stream
, "}");
285 case V850E_IMMEDIATE16
:
286 status
= info
->read_memory_func (memaddr
+ bytes_read
, buffer
, 2, info
);
290 value
= bfd_getl16 (buffer
);
292 /* If this is a DISPOSE instruction with ff set to 0x10, then shift value up by 16. */
293 if ((insn
& 0x001fffc0) == 0x00130780)
296 info
->fprintf_func (info
->stream
, "0x%x", value
);
300 info
->memory_error_func (status
, memaddr
+ bytes_read
, info
);
304 case V850E_IMMEDIATE32
:
305 status
= info
->read_memory_func (memaddr
+ bytes_read
, buffer
, 4, info
);
309 value
= bfd_getl32 (buffer
);
310 info
->fprintf_func (info
->stream
, "0x%lx", value
);
314 info
->memory_error_func (status
, memaddr
+ bytes_read
, info
);
319 /* Handle jmp correctly. */
320 if (memop
== 1 && opnum
== 1
321 && ((operand
->flags
& V850_OPERAND_REG
) != 0))
322 (*info
->fprintf_func
) (info
->stream
, "]");
325 /* Close any square bracket we left open. */
326 if (memop
&& opnum
== memop
+ 2)
327 (*info
->fprintf_func
) (info
->stream
, "]");
338 info
->fprintf_func (info
->stream
, ".short\t0x%04x", insn
);
340 info
->fprintf_func (info
->stream
, ".long\t0x%08x", insn
);
347 print_insn_v850 (memaddr
, info
)
349 struct disassemble_info
* info
;
353 unsigned long insn
= 0;
355 /* First figure out how big the opcode is. */
357 status
= info
->read_memory_func (memaddr
, buffer
, 2, info
);
360 insn
= bfd_getl16 (buffer
);
362 if ( (insn
& 0x0600) == 0x0600
363 && (insn
& 0xffe0) != 0x0620)
365 /* If this is a 4 byte insn, read 4 bytes of stuff. */
366 status
= info
->read_memory_func (memaddr
, buffer
, 4, info
);
369 insn
= bfd_getl32 (buffer
);
375 info
->memory_error_func (status
, memaddr
, info
);
379 /* Make sure we tell our caller how many bytes we consumed. */
380 return disassemble (memaddr
, info
, insn
);
This page took 0.041926 seconds and 4 git commands to generate.