* Makefile.in: Get header files from libgloss/mn10300/sys.
[deliverable/binutils-gdb.git] / sim / mn10300 / ChangeLog
1 Mon Feb 23 09:44:38 1998 Mark Alexander <marka@cygnus.com>
2
3 * Makefile.in: Get header files from libgloss/mn10300/sys.
4
5 Sun Feb 22 16:02:24 1998 Jeffrey A Law (law@cygnus.com)
6
7 * simops.c: Include sim-types.h.
8
9 Wed Feb 18 13:07:08 1998 Jeffrey A Law (law@cygnus.com)
10
11 * simops.c (multiply instructions): Cast input operands to a
12 signed64/unsigned64 type as appropriate.
13
14 Tue Feb 17 12:47:16 1998 Andrew Cagney <cagney@b1.cygnus.com>
15
16 * interp.c (sim_store_register, sim_fetch_register): Pass in
17 length parameter. Return -1.
18
19 Sun Feb 1 16:47:51 1998 Andrew Cagney <cagney@b1.cygnus.com>
20
21 * configure: Regenerated to track ../common/aclocal.m4 changes.
22
23 Sat Jan 31 18:15:41 1998 Andrew Cagney <cagney@b1.cygnus.com>
24
25 * configure: Regenerated to track ../common/aclocal.m4 changes.
26
27 Mon Jan 19 22:26:29 1998 Doug Evans <devans@seba>
28
29 * configure: Regenerated to track ../common/aclocal.m4 changes.
30
31 Mon Dec 15 23:17:11 1997 Andrew Cagney <cagney@b1.cygnus.com>
32
33 * configure: Regenerated to track ../common/aclocal.m4 changes.
34 * config.in: Ditto.
35
36 Thu Dec 4 09:21:05 1997 Doug Evans <devans@canuck.cygnus.com>
37
38 * configure: Regenerated to track ../common/aclocal.m4 changes.
39
40 Tue Nov 11 10:38:52 1997 Jeffrey A Law (law@cygnus.com)
41
42 * simops.c (call:16 call:32): Stack adjustment is determined solely
43 by the imm8 field.
44
45 Wed Oct 22 14:43:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
46
47 * interp.c (sim_load): Pass lma_p and sim_write args to
48 sim_load_file.
49
50 Tue Oct 21 10:12:03 1997 Jeffrey A Law (law@cygnus.com)
51
52 * simops.c: Correctly handle register restores for "ret" and "retf"
53 instructions.
54
55 Fri Oct 3 09:28:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
56
57 * configure: Regenerated to track ../common/aclocal.m4 changes.
58
59 Wed Sep 24 17:38:57 1997 Andrew Cagney <cagney@b1.cygnus.com>
60
61 * configure: Regenerated to track ../common/aclocal.m4 changes.
62
63 Tue Sep 23 11:04:38 1997 Andrew Cagney <cagney@b1.cygnus.com>
64
65 * configure: Regenerated to track ../common/aclocal.m4 changes.
66
67 Mon Sep 22 11:46:20 1997 Andrew Cagney <cagney@b1.cygnus.com>
68
69 * configure: Regenerated to track ../common/aclocal.m4 changes.
70
71 Fri Sep 19 17:45:25 1997 Andrew Cagney <cagney@b1.cygnus.com>
72
73 * configure: Regenerated to track ../common/aclocal.m4 changes.
74
75 Mon Sep 15 17:36:15 1997 Andrew Cagney <cagney@b1.cygnus.com>
76
77 * configure: Regenerated to track ../common/aclocal.m4 changes.
78
79 Thu Sep 4 17:21:23 1997 Doug Evans <dje@seba>
80
81 * configure: Regenerated to track ../common/aclocal.m4 changes.
82
83 Wed Aug 27 18:13:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
84
85 * configure: Regenerated to track ../common/aclocal.m4 changes.
86 * config.in: Ditto.
87
88 Tue Aug 26 10:41:07 1997 Andrew Cagney <cagney@b1.cygnus.com>
89
90 * interp.c (sim_kill): Delete.
91 (sim_create_inferior): Add ABFD argument.
92 (sim_load): Move setting of PC from here.
93 (sim_create_inferior): To here.
94
95 Mon Aug 25 17:50:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
96
97 * configure: Regenerated to track ../common/aclocal.m4 changes.
98 * config.in: Ditto.
99
100 Mon Aug 25 16:14:44 1997 Andrew Cagney <cagney@b1.cygnus.com>
101
102 * interp.c (sim_open): Add ABFD argument.
103
104 Tue Jun 24 13:46:20 1997 Jeffrey A Law (law@cygnus.com)
105
106 * interp.c (sim_resume): Clear State.exited.
107 (sim_stop_reason): If State.exited is nonzero, then indicate that
108 the simulator exited instead of stopped.
109 * mn10300_sim.h (struct _state): Add exited field.
110 * simops.c (syscall): Set State.exited for SYS_exit.
111
112 Wed Jun 11 22:07:56 1997 Jeffrey A Law (law@cygnus.com)
113
114 * simops.c: Fix thinko in last change.
115
116 Tue Jun 10 12:31:32 1997 Jeffrey A Law (law@cygnus.com)
117
118 * simops.c: "call" stores the callee saved registers into the
119 stack! Update the stack pointer properly when done with
120 register saves.
121
122 * simops.c: Fix return address computation for "call" instructions.
123
124 Thu May 22 01:43:11 1997 Jeffrey A Law (law@cygnus.com)
125
126 * interp.c (sim_open): Fix typo.
127
128 Wed May 21 23:27:58 1997 Jeffrey A Law (law@cygnus.com)
129
130 * interp.c (sim_resume): Add missing case in big switch
131 statement (for extb instruction).
132
133 Tue May 20 17:51:30 1997 Jeffrey A Law (law@cygnus.com)
134
135 * interp.c: Replace all references to load_mem and store_mem
136 with references to load_byte, load_half, load_3_byte, load_word
137 and store_byte, store_half, store_3_byte, store_word.
138 (INLINE): Delete definition.
139 (load_mem_big): Likewise.
140 (max_mem): Make it global.
141 (dispatch): Make this function inline.
142 (load_mem, store_mem): Delete functions.
143 * mn10300_sim.h (INLINE): Define.
144 (RLW): Delete unused definition.
145 (load_mem, store_mem): Delete declarations.
146 (load_mem_big): New definition.
147 (load_byte, load_half, load_3_byte, load_word): New functions.
148 (store_byte, store_half, store_3_byte, store_word): New functions.
149 * simops.c: Replace all references to load_mem and store_mem
150 with references to load_byte, load_half, load_3_byte, load_word
151 and store_byte, store_half, store_3_byte, store_word.
152
153 Tue May 20 10:21:51 1997 Andrew Cagney <cagney@b1.cygnus.com>
154
155 * interp.c (sim_open): Add callback to arguments.
156 (sim_set_callbacks): Delete SIM_DESC argument.
157
158 Mon May 19 13:54:22 1997 Jeffrey A Law (law@cygnus.com)
159
160 * interp.c (dispatch): Make this an inline function.
161
162 * simops.c (syscall): Use callback->write regardless of
163 what file descriptor we're writing too.
164
165 Sun May 18 16:46:31 1997 Jeffrey A Law (law@cygnus.com)
166
167 * interp.c (load_mem_big): Remove function. It's now a macro
168 defined elsewhere.
169 (compare_simops): New function.
170 (sim_open): Sort the Simops table before inserting entries
171 into the hash table.
172 * mn10300_sim.h: Remove unused #defines.
173 (load_mem_big): Define.
174
175 Fri May 16 16:36:17 1997 Jeffrey A Law (law@cygnus.com)
176
177 * interp.c (load_mem): If we get a load from an out of range
178 address, abort.
179 (store_mem): Likewise for stores.
180 (max_mem): New variable.
181
182 Tue May 6 13:24:36 1997 Jeffrey A Law (law@cygnus.com)
183
184 * mn10300_sim.h: Fix ordering of bits in the PSW.
185
186 * interp.c: Improve hashing routine to avoid long list
187 traversals for common instructions. Add HASH_STAT support.
188 Rewrite opcode dispatch code using a big switch instead of
189 cascaded if/else statements. Avoid useless calls to load_mem.
190
191 Mon May 5 18:07:48 1997 Jeffrey A Law (law@cygnus.com)
192
193 * mn10300_sim.h (struct _state): Add space for mdrq register.
194 (REG_MDRQ): Define.
195 * simops.c: Don't abort for trap. Add support for the extended
196 instructions, "getx", "putx", "mulq", "mulqu", "sat16", "sat24",
197 and "bsch".
198
199 Thu Apr 24 00:39:51 1997 Doug Evans <dje@canuck.cygnus.com>
200
201 * configure: Regenerated to track ../common/aclocal.m4 changes.
202
203 Fri Apr 18 14:04:04 1997 Andrew Cagney <cagney@b1.cygnus.com>
204
205 * interp.c (sim_stop): Add stub function.
206
207 Thu Apr 17 03:26:59 1997 Doug Evans <dje@canuck.cygnus.com>
208
209 * Makefile.in (SIM_OBJS): Add sim-load.o.
210 * interp.c (sim_kind, myname): New static locals.
211 (sim_open): Set sim_kind, myname. Ignore -E arg.
212 (sim_load): Return SIM_RC. New arg abfd. Call sim_load_file to
213 load file into simulator. Set start address from bfd.
214 (sim_create_inferior): Return SIM_RC. Delete arg start_address.
215
216 Wed Apr 16 19:30:44 1997 Andrew Cagney <cagney@b1.cygnus.com>
217
218 * simops.c (OP_F020): SYS_execv, SYS_time, SYS_times, SYS_utime
219 only include if implemented by host.
220 (OP_F020): Typecast arg passed to time function;
221
222 Mon Apr 7 23:57:49 1997 Jeffrey A Law (law@cygnus.com)
223
224 * simops.c (syscall): Handle new mn10300 calling conventions.
225
226 Mon Apr 7 15:45:02 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
227
228 * configure: Regenerated to track ../common/aclocal.m4 changes.
229 * config.in: Ditto.
230
231 Fri Apr 4 20:02:37 1997 Ian Lance Taylor <ian@cygnus.com>
232
233 * Makefile.in: Change mn10300-opc.o to m10300-opc.o, to match
234 corresponding change in opcodes directory.
235
236 Wed Apr 2 15:06:28 1997 Doug Evans <dje@canuck.cygnus.com>
237
238 * interp.c (sim_open): New arg `kind'.
239
240 * configure: Regenerated to track ../common/aclocal.m4 changes.
241
242 Wed Apr 2 14:34:19 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
243
244 * configure: Regenerated to track ../common/aclocal.m4 changes.
245
246 Thu Mar 20 11:58:02 1997 Jeffrey A Law (law@cygnus.com)
247
248 * simops.c: Fix register extraction for a two "movbu" variants.
249 Somewhat simplify "sub" instructions.
250 Correctly sign extend operands for "mul". Put the correct
251 half of the result in MDR for "mul" and "mulu".
252 Implement remaining instructions.
253 Tweak opcode for "syscall".
254
255 Tue Mar 18 14:21:21 1997 Jeffrey A Law (law@cygnus.com)
256
257 * simops.c: Do syscall emulation in "syscall" instruction. Add
258 dummy "trap" instruction.
259
260 Wed Mar 19 01:14:00 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
261
262 * configure: Regenerated to track ../common/aclocal.m4 changes.
263
264 Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
265
266 * configure: Re-generate.
267
268 Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
269
270 * configure: Regenerate to track ../common/aclocal.m4 changes.
271
272 Thu Mar 13 12:54:45 1997 Doug Evans <dje@canuck.cygnus.com>
273
274 * interp.c (sim_open): New SIM_DESC result. Argument is now
275 in argv form.
276 (other sim_*): New SIM_DESC argument.
277
278 Wed Mar 12 15:04:00 1997 Jeffrey A Law (law@cygnus.com)
279
280 * simops.c: Fix carry bit computation for "add" instructions.
281
282 * simops.c: Fix typos in bset insns. Fix arguments to store_mem
283 for bset imm8,(d8,an) and bclr imm8,(d8,an).
284
285 Wed Mar 5 15:00:10 1997 Jeffrey A Law (law@cygnus.com)
286
287 * simops.c: Fix register references when computing Z and N bits
288 for lsr imm8,dn.
289
290 Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
291
292 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
293 COMMON_{PRE,POST}_CONFIG_FRAG instead.
294 * configure.in: sinclude ../common/aclocal.m4.
295 * configure: Regenerated.
296
297 Fri Jan 24 10:47:25 1997 Jeffrey A Law (law@cygnus.com)
298
299 * interp.c (init_system): Allocate 2^19 bytes of space for the
300 simulator.
301
302 Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
303
304 * configure configure.in Makefile.in: Update to new configure
305 scheme which is more compatible with WinGDB builds.
306 * configure.in: Improve comment on how to run autoconf.
307 * configure: Re-run autoconf to get new ../common/aclocal.m4.
308 * Makefile.in: Use autoconf substitution to install common
309 makefile fragment.
310
311 Tue Jan 21 15:03:04 1997 Jeffrey A Law (law@cygnus.com)
312
313 * simops.c: Undo last change to "rol" and "ror", original code
314 was correct!
315
316 Thu Jan 16 11:28:14 1997 Jeffrey A Law (law@cygnus.com)
317
318 * simops.c: Fix "rol" and "ror".
319
320 Wed Jan 15 06:45:58 1997 Jeffrey A Law (law@cygnus.com)
321
322 * simops.c: Fix typo in last change.
323
324 Mon Jan 13 13:22:35 1997 Jeffrey A Law (law@cygnus.com)
325
326 * simops.c: Use REG macros in few places not using them yet.
327
328 Mon Jan 6 16:21:19 1997 Jeffrey A Law (law@cygnus.com)
329
330 * mn10300_sim.h (struct _state): Fix number of registers!
331
332 Tue Dec 31 16:20:41 1996 Jeffrey A Law (law@cygnus.com)
333
334 * mn10300_sim.h (struct _state): Put all registers into a single
335 array to make gdb implementation easier.
336 (REG_*): Add definitions for all registers in the state array.
337 (SEXT32, SEXT40, SEXT44, SEXT60): Remove unused macros.
338 * simops.c: Related changes.
339
340 Wed Dec 18 10:10:45 1996 Jeffrey A Law (law@cygnus.com)
341
342 * interp.c (sim_resume): Handle 0xff as a single byte insn.
343
344 * simops.c: Fix overflow computation for "add" and "inc"
345 instructions.
346
347 Mon Dec 16 10:03:52 1996 Jeffrey A Law (law@cygnus.com)
348
349 * simops.c: Handle "break" instruction.
350
351 * simops.c: Fix restoring the PC for "ret" and "retf" instructions.
352
353 Wed Dec 11 09:53:10 1996 Jeffrey A Law (law@cygnus.com)
354
355 * gencode.c (write_opcodes): Also write out the format of the
356 opcode.
357 * mn10300_sim.h (simops): Add "format" field.
358 * interp.c (sim_resume): Deal with endianness issues here.
359
360 Tue Dec 10 15:05:37 1996 Jeffrey A Law (law@cygnus.com)
361
362 * simops.c (REG0_4): Define.
363 Use REG0_4 for indexed loads/stores.
364
365 Sat Dec 7 09:50:28 1996 Jeffrey A Law (law@cygnus.com)
366
367 * simops.c (REG0_16): Fix typo.
368
369 Fri Dec 6 14:13:34 1996 Jeffrey A Law (law@cygnus.com)
370
371 * simops.c: Call abort for any instruction that's not currently
372 simulated.
373
374 * simops.c: Define accessor macros to extract register
375 values from instructions. Use them consistently.
376
377 * interp.c: Delete unused global variable "OP".
378 (sim_resume): Remove unused variable "opcode".
379 * simops.c: Fix some uninitialized variable problems, add
380 parens to fix various -Wall warnings.
381
382 * gencode.c (write_header): Add "insn" and "extension" arguments
383 to the OP_* declarations.
384 (write_template): Similarly for function templates.
385 * interp.c (insn, extension): Remove global variables. Instead
386 pass them as arguments to the OP_* functions.
387 * mn10300_sim.h: Remove decls for "insn" and "extension".
388 * simops.c (OP_*): Accept "insn" and "extension" as arguments
389 instead of using globals.
390
391 Thu Dec 5 22:26:31 1996 Jeffrey A Law (law@cygnus.com)
392
393 * simops.c: Fix typos in "mov am,(d16,an)" and "mov am,(d32,an)"
394
395 * simops.c: Fix thinkos in last change to "inc dn".
396
397 Wed Dec 4 10:57:53 1996 Jeffrey A Law (law@cygnus.com)
398
399 * simops.c: "add imm,sp" does not effect the condition codes.
400 "inc dn" does effect the condition codes.
401
402 Tue Dec 3 17:37:45 1996 Jeffrey A Law (law@cygnus.com)
403
404 * simops.c: Treat both operands as signed values for
405 "div" instruction.
406
407 * simops.c: Fix simulation of division instructions.
408 Fix typos/thinkos in several "cmp" and "sub" instructions.
409
410 Mon Dec 2 12:31:40 1996 Jeffrey A Law (law@cygnus.com)
411
412 * simops.c: Fix carry bit handling in "sub" and "cmp"
413 instructions.
414
415 * simops.c: Fix "mov imm8,an" and "mov imm16,dn".
416
417 Sun Dec 1 16:05:42 1996 Jeffrey A Law (law@cygnus.com)
418
419 * simops.c: Fix overflow computation for many instructions.
420
421 * simops.c: Fix "mov dm, an", "movbu dm, (an)", and "movhu dm, (an)".
422
423 * simops.c: Fix "mov am, dn".
424
425 * simops.c: Fix more bugs in "add imm,an" and
426 "add imm,dn".
427
428 Wed Nov 27 09:20:42 1996 Jeffrey A Law (law@cygnus.com)
429
430 * simops.c: Fix bugs in "movm" and "add imm,an".
431
432 * simops.c: Don't lose the upper 24 bits of the return
433 pointer in "call" and "calls" instructions. Rough cut
434 at emulated system calls.
435
436 * simops.c: Implement the remaining 5, 6 and 7 byte instructions.
437
438 * simops.c: Implement remaining 4 byte instructions.
439
440 * simops.c: Implement remaining 3 byte instructions.
441
442 * simops.c: Implement remaining 2 byte instructions. Call
443 abort for instructions we're not implementing now.
444
445 Tue Nov 26 15:43:41 1996 Jeffrey A Law (law@cygnus.com)
446
447 * simops.c: Implement lots of random instructions.
448
449 * simops.c: Implement "movm" and "bCC" insns.
450
451 * mn10300_sim.h (_state): Add another register (MDR).
452 (REG_MDR): Define.
453 * simops.c: Implement "cmp", "calls", "rets", "jmp" and
454 a few additional random insns.
455
456 * mn10300_sim.h (PSW_*): Define for CC status tracking.
457 (REG_D0, REG_A0, REG_SP): Define.
458 * simops.c: Implement "add", "addc" and a few other random
459 instructions.
460
461 * gencode.c, interp.c: Snapshot current simulator code.
462
463 Mon Nov 25 12:46:38 1996 Jeffrey A Law (law@cygnus.com)
464
465 * Makefile.in, config.in, configure, configure.in: New files.
466 * gencode.c, interp.c, mn10300_sim.h, simops.c: New files.
467
This page took 0.046444 seconds and 5 git commands to generate.