sim: bfin: import testsuite
[deliverable/binutils-gdb.git] / sim / testsuite / sim / bfin / c_ldimmhalf_lzhi_pr.s
1 //Original:/proj/frio/dv/testcases/core/c_ldimmhalf_lzhi_pr/c_ldimmhalf_lzhi_pr.dsp
2 // Spec Reference: ldimmhalf lzhi preg
3 # mach: bfin
4
5 .include "testutils.inc"
6 start
7
8 INIT_R_REGS -1;
9
10 // test Preg
11 //lz(p0)=0x0001;
12 //h(p0) =0x0000;
13 P1 = 0x0003 (Z);
14 P1.H = 0x0002;
15 P2 = 0x0005 (Z);
16 P2.H = 0x0004;
17 P3 = 0x0007 (Z);
18 P3.H = 0x0006;
19 P4 = 0x0009 (Z);
20 P4.H = 0x0008;
21 P5 = 0x000b (Z);
22 P5.H = 0x000a;
23 FP = 0x000d (Z);
24 FP.H = 0x000c;
25 SP = 0x000f (Z);
26 SP.H = 0x000e;
27 CHECKREG p1, 0x00020003;
28 CHECKREG p2, 0x00040005;
29 CHECKREG p3, 0x00060007;
30 CHECKREG p4, 0x00080009;
31 CHECKREG p5, 0x000a000b;
32 CHECKREG fp, 0x000c000d;
33 CHECKREG sp, 0x000e000f;
34
35 P1 = 0x0030 (Z);
36 P1.H = 0x0020;
37 P2 = 0x0050 (Z);
38 P2.H = 0x0040;
39 P3 = 0x0070 (Z);
40 P3.H = 0x0060;
41 P4 = 0x0090 (Z);
42 P4.H = 0x0080;
43 P5 = 0x00b0 (Z);
44 P5.H = 0x00a0;
45 FP = 0x00d0 (Z);
46 FP.H = 0x00c0;
47 SP = 0x00f0 (Z);
48 SP.H = 0x00e0;
49 //CHECKREG p0, 0x00000010;
50 CHECKREG p1, 0x00200030;
51 CHECKREG p2, 0x00400050;
52 CHECKREG p3, 0x00600070;
53 CHECKREG p4, 0x00800090;
54 CHECKREG p5, 0x00a000b0;
55 CHECKREG fp, 0x00c000d0;
56 CHECKREG sp, 0x00e000f0;
57
58 P1 = 0x0300 (Z);
59 P1.H = 0x0200;
60 P2 = 0x0500 (Z);
61 P2.H = 0x0400;
62 P3 = 0x0700 (Z);
63 P3.H = 0x0600;
64 P4 = 0x0900 (Z);
65 P4.H = 0x0800;
66 P5 = 0x0b00 (Z);
67 P5.H = 0x0a00;
68 FP = 0x0d00 (Z);
69 FP.H = 0x0c00;
70 SP = 0x0f00 (Z);
71 SP.H = 0x0e00;
72 CHECKREG p1, 0x02000300;
73 CHECKREG p2, 0x04000500;
74 CHECKREG p3, 0x06000700;
75 CHECKREG p4, 0x08000900;
76 CHECKREG p5, 0x0a000b00;
77 CHECKREG fp, 0x0c000d00;
78 CHECKREG sp, 0x0e000f00;
79
80 P1 = 0x3000 (Z);
81 P1.H = 0x2000;
82 P2 = 0x5000 (Z);
83 P2.H = 0x4000;
84 P3 = 0x7000 (Z);
85 P3.H = 0x6000;
86 P4 = 0x9000 (Z);
87 P4.H = 0x8000;
88 P5 = 0xb000 (Z);
89 P5.H = 0xa000;
90 FP = 0xd000 (Z);
91 FP.H = 0xc000;
92 SP = 0xf000 (Z);
93 SP.H = 0xe000;
94 CHECKREG p1, 0x20003000;
95 CHECKREG p2, 0x40005000;
96 CHECKREG p3, 0x60007000;
97 CHECKREG p4, 0x80009000;
98 CHECKREG p5, 0xa000b000;
99 CHECKREG fp, 0xc000d000;
100 CHECKREG sp, 0xe000f000;
101
102 pass
This page took 0.031532 seconds and 4 git commands to generate.