sim: bfin: import testsuite
[deliverable/binutils-gdb.git] / sim / testsuite / sim / bfin / c_regmv_pr_imlb.s
1 //Original:/testcases/core/c_regmv_pr_imlb/c_regmv_pr_imlb.dsp
2 // Spec Reference: regmv preg-to-imlb reg
3 # mach: bfin
4
5 .include "testutils.inc"
6 start
7
8 // check R-reg to imlb-reg move
9
10 imm32 r0, 0x00000001;
11 imm32 p1, 0x00020003;
12 imm32 p2, 0x00040005;
13 imm32 p3, 0x00060007;
14 imm32 p4, 0x00080009;
15 imm32 p5, 0x000a000b;
16 imm32 sp, 0x000c000d;
17 imm32 fp, 0x000e000f;
18 I0 = P1;
19 I1 = P1;
20 I2 = P1;
21 I3 = P1;
22 M0 = P1;
23 M1 = P1;
24 M2 = P1;
25 M3 = P1;
26 R0 = I0;
27 R1 = I1;
28 R2 = I2;
29 R3 = I3;
30 R4 = M0;
31 R5 = M1;
32 R6 = M2;
33 R7 = M3;
34 CHECKREG r0, 0x00020003;
35 CHECKREG r1, 0x00020003;
36 CHECKREG r2, 0x00020003;
37 CHECKREG r3, 0x00020003;
38 CHECKREG r4, 0x00020003;
39 CHECKREG r5, 0x00020003;
40 CHECKREG r6, 0x00020003;
41 CHECKREG r7, 0x00020003;
42
43 imm32 p2, 0x00040005;
44 I0 = P2;
45 I1 = P2;
46 I2 = P2;
47 I3 = P2;
48 M0 = P2;
49 M1 = P2;
50 M2 = P2;
51 M3 = P2;
52 R0 = I0;
53 R1 = I1;
54 R2 = I2;
55 R3 = I3;
56 R4 = M0;
57 R5 = M1;
58 R6 = M2;
59 R7 = M3;
60 CHECKREG r0, 0x00040005;
61 CHECKREG r1, 0x00040005;
62 CHECKREG r2, 0x00040005;
63 CHECKREG r3, 0x00040005;
64 CHECKREG r4, 0x00040005;
65 CHECKREG r5, 0x00040005;
66 CHECKREG r6, 0x00040005;
67 CHECKREG r7, 0x00040005;
68
69 imm32 p3, 0x00060007;
70 I0 = P3;
71 I1 = P3;
72 I2 = P3;
73 I3 = P3;
74 M0 = P3;
75 M1 = P3;
76 M2 = P3;
77 M3 = P3;
78 R0 = I0;
79 R1 = I1;
80 R2 = I2;
81 R3 = I3;
82 R4 = M0;
83 R5 = M1;
84 R6 = M2;
85 R7 = M3;
86 CHECKREG r0, 0x00060007;
87 CHECKREG r1, 0x00060007;
88 CHECKREG r2, 0x00060007;
89 CHECKREG r3, 0x00060007;
90 CHECKREG r4, 0x00060007;
91 CHECKREG r5, 0x00060007;
92 CHECKREG r6, 0x00060007;
93 CHECKREG r7, 0x00060007;
94
95 imm32 p4, 0x00080009;
96 I0 = P4;
97 I1 = P4;
98 I2 = P4;
99 I3 = P4;
100 M0 = P4;
101 M1 = P4;
102 M2 = P4;
103 M3 = P4;
104 R0 = I0;
105 R1 = I1;
106 R2 = I2;
107 R3 = I3;
108 R4 = M0;
109 R5 = M1;
110 R6 = M2;
111 R7 = M3;
112 CHECKREG r0, 0x00080009;
113 CHECKREG r1, 0x00080009;
114 CHECKREG r2, 0x00080009;
115 CHECKREG r3, 0x00080009;
116 CHECKREG r4, 0x00080009;
117 CHECKREG r5, 0x00080009;
118 CHECKREG r6, 0x00080009;
119 CHECKREG r7, 0x00080009;
120
121 imm32 p5, 0x000a000b;
122 I0 = P5;
123 I1 = P5;
124 I2 = P5;
125 I3 = P5;
126 M0 = P5;
127 M1 = P5;
128 M2 = P5;
129 M3 = P5;
130 R0 = I0;
131 R1 = I1;
132 R2 = I2;
133 R3 = I3;
134 R4 = M0;
135 R5 = M1;
136 R6 = M2;
137 R7 = M3;
138 CHECKREG r0, 0x000a000b;
139 CHECKREG r1, 0x000a000b;
140 CHECKREG r2, 0x000a000b;
141 CHECKREG r3, 0x000a000b;
142 CHECKREG r4, 0x000a000b;
143 CHECKREG r5, 0x000a000b;
144 CHECKREG r6, 0x000a000b;
145 CHECKREG r7, 0x000a000b;
146
147 imm32 sp, 0x000c000d;
148 I0 = SP;
149 I1 = SP;
150 I2 = SP;
151 I3 = SP;
152 M0 = SP;
153 M1 = SP;
154 M2 = SP;
155 M3 = SP;
156 R0 = I0;
157 R1 = I1;
158 R2 = I2;
159 R3 = I3;
160 R4 = M0;
161 R5 = M1;
162 R6 = M2;
163 R7 = M3;
164 CHECKREG r0, 0x000c000d;
165 CHECKREG r1, 0x000c000d;
166 CHECKREG r2, 0x000c000d;
167 CHECKREG r3, 0x000c000d;
168 CHECKREG r4, 0x000c000d;
169 CHECKREG r5, 0x000c000d;
170 CHECKREG r6, 0x000c000d;
171 CHECKREG r7, 0x000c000d;
172
173 imm32 fp, 0x000e000f;
174 I0 = FP;
175 I1 = FP;
176 I2 = FP;
177 I3 = FP;
178 M0 = FP;
179 M1 = FP;
180 M2 = FP;
181 M3 = FP;
182 R0 = I0;
183 R1 = I1;
184 R2 = I2;
185 R3 = I3;
186 R4 = M0;
187 R5 = M1;
188 R6 = M2;
189 R7 = M3;
190 CHECKREG r0, 0x000e000f;
191 CHECKREG r1, 0x000e000f;
192 CHECKREG r2, 0x000e000f;
193 CHECKREG r3, 0x000e000f;
194 CHECKREG r4, 0x000e000f;
195 CHECKREG r5, 0x000e000f;
196 CHECKREG r6, 0x000e000f;
197 CHECKREG r7, 0x000e000f;
198
199
200 imm32 p1, 0x00020003;
201 L0 = P1;
202 L1 = P1;
203 L2 = P1;
204 L3 = P1;
205 B0 = P1;
206 B1 = P1;
207 B2 = P1;
208 B3 = P1;
209 R0 = L0;
210 R1 = L1;
211 R2 = L2;
212 R3 = L3;
213 R4 = B0;
214 R5 = B1;
215 R6 = B2;
216 R7 = B3;
217 CHECKREG r0, 0x00020003;
218 CHECKREG r1, 0x00020003;
219 CHECKREG r2, 0x00020003;
220 CHECKREG r3, 0x00020003;
221 CHECKREG r4, 0x00020003;
222 CHECKREG r5, 0x00020003;
223 CHECKREG r6, 0x00020003;
224 CHECKREG r7, 0x00020003;
225
226 imm32 p2, 0x00040005;
227 L0 = P2;
228 L1 = P2;
229 L2 = P2;
230 L3 = P2;
231 B0 = P2;
232 B1 = P2;
233 B2 = P2;
234 B3 = P2;
235 R0 = L0;
236 R1 = L1;
237 R2 = L2;
238 R3 = L3;
239 R4 = B0;
240 R5 = B1;
241 R6 = B2;
242 R7 = B3;
243 CHECKREG r0, 0x00040005;
244 CHECKREG r1, 0x00040005;
245 CHECKREG r2, 0x00040005;
246 CHECKREG r3, 0x00040005;
247 CHECKREG r4, 0x00040005;
248 CHECKREG r5, 0x00040005;
249 CHECKREG r6, 0x00040005;
250 CHECKREG r7, 0x00040005;
251
252 imm32 p3, 0x00060007;
253 L0 = P3;
254 L1 = P3;
255 L2 = P3;
256 L3 = P3;
257 B0 = P3;
258 B1 = P3;
259 B2 = P3;
260 B3 = P3;
261 R0 = L0;
262 R1 = L1;
263 R2 = L2;
264 R3 = L3;
265 R4 = B0;
266 R5 = B1;
267 R6 = B2;
268 R7 = B3;
269 CHECKREG r0, 0x00060007;
270 CHECKREG r1, 0x00060007;
271 CHECKREG r2, 0x00060007;
272 CHECKREG r3, 0x00060007;
273 CHECKREG r4, 0x00060007;
274 CHECKREG r5, 0x00060007;
275 CHECKREG r6, 0x00060007;
276 CHECKREG r7, 0x00060007;
277
278 imm32 p4, 0x00080009;
279 L0 = P4;
280 L1 = P4;
281 L2 = P4;
282 L3 = P4;
283 B0 = P4;
284 B1 = P4;
285 B2 = P4;
286 B3 = P4;
287 R0 = L0;
288 R1 = L1;
289 R2 = L2;
290 R3 = L3;
291 R4 = B0;
292 R5 = B1;
293 R6 = B2;
294 R7 = B3;
295 CHECKREG r0, 0x00080009;
296 CHECKREG r1, 0x00080009;
297 CHECKREG r2, 0x00080009;
298 CHECKREG r3, 0x00080009;
299 CHECKREG r4, 0x00080009;
300 CHECKREG r5, 0x00080009;
301 CHECKREG r6, 0x00080009;
302 CHECKREG r7, 0x00080009;
303
304 imm32 p5, 0x000a000b;
305 L0 = P5;
306 L1 = P5;
307 L2 = P5;
308 L3 = P5;
309 B0 = P5;
310 B1 = P5;
311 B2 = P5;
312 B3 = P5;
313 R0 = L0;
314 R1 = L1;
315 R2 = L2;
316 R3 = L3;
317 R4 = B0;
318 R5 = B1;
319 R6 = B2;
320 R7 = B3;
321 CHECKREG r0, 0x000a000b;
322 CHECKREG r1, 0x000a000b;
323 CHECKREG r2, 0x000a000b;
324 CHECKREG r3, 0x000a000b;
325 CHECKREG r4, 0x000a000b;
326 CHECKREG r5, 0x000a000b;
327 CHECKREG r6, 0x000a000b;
328 CHECKREG r7, 0x000a000b;
329
330 imm32 sp, 0x000c000d;
331 L0 = SP;
332 L1 = SP;
333 L2 = SP;
334 L3 = SP;
335 B0 = SP;
336 B1 = SP;
337 B2 = SP;
338 B3 = SP;
339 R0 = L0;
340 R1 = L1;
341 R2 = L2;
342 R3 = L3;
343 R4 = B0;
344 R5 = B1;
345 R6 = B2;
346 R7 = B3;
347 CHECKREG r0, 0x000c000d;
348 CHECKREG r1, 0x000c000d;
349 CHECKREG r2, 0x000c000d;
350 CHECKREG r3, 0x000c000d;
351 CHECKREG r4, 0x000c000d;
352 CHECKREG r5, 0x000c000d;
353 CHECKREG r6, 0x000c000d;
354 CHECKREG r7, 0x000c000d;
355
356 imm32 fp, 0x000e000f;
357 L0 = FP;
358 L1 = FP;
359 L2 = FP;
360 L3 = FP;
361 B0 = FP;
362 B1 = FP;
363 B2 = FP;
364 B3 = FP;
365 R0 = L0;
366 R1 = L1;
367 R2 = L2;
368 R3 = L3;
369 R4 = B0;
370 R5 = B1;
371 R6 = B2;
372 R7 = B3;
373 CHECKREG r0, 0x000e000f;
374 CHECKREG r1, 0x000e000f;
375 CHECKREG r2, 0x000e000f;
376 CHECKREG r3, 0x000e000f;
377 CHECKREG r4, 0x000e000f;
378 CHECKREG r5, 0x000e000f;
379 CHECKREG r6, 0x000e000f;
380 CHECKREG r7, 0x000e000f;
381
382 pass
This page took 0.037178 seconds and 4 git commands to generate.