Extend xor-endian and per-cpu support in core module.
[deliverable/binutils-gdb.git] / sim / tic80 / sim-calls.c
1 /* This file is part of the program psim.
2
3 Copyright (C) 1994-1996, Andrew Cagney <cagney@highland.com.au>
4 Copyright (C) 1997, Free Software Foundation
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2 of the License, or
9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
18 Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
19
20 */
21
22
23 #include <signal.h> /* FIXME - should be machine dependant version */
24 #include <stdarg.h>
25 #include <ctype.h>
26
27 #include "bfd.h"
28 #include "sim-main.h"
29 #include "sim-utils.h"
30 #include "sim-options.h"
31
32 #ifdef HAVE_STDLIB_H
33 #include <stdlib.h>
34 #endif
35
36 #ifdef HAVE_STRING_H
37 #include <string.h>
38 #else
39 #ifdef HAVE_STRINGS_H
40 #include <strings.h>
41 #endif
42 #endif
43
44
45 #define SIM_ADDR unsigned
46
47 /* Structures used by the simulator, for gdb just have static structures */
48
49 struct sim_state simulation = { 0 };
50
51
52 SIM_DESC
53 sim_open (SIM_OPEN_KIND kind,
54 host_callback *callback,
55 char **argv)
56 {
57 SIM_DESC sd = &simulation;
58 STATE_OPEN_KIND (sd) = kind;
59 STATE_MAGIC (sd) = SIM_MAGIC_NUMBER;
60 STATE_CALLBACK (&simulation) = callback;
61
62 if (sim_pre_argv_init (sd, argv[0]) != SIM_RC_OK)
63 return 0;
64
65 /* getopt will print the error message so we just have to exit if this fails.
66 FIXME: Hmmm... in the case of gdb we need getopt to call
67 print_filtered. */
68 if (sim_parse_args (sd, argv) != SIM_RC_OK)
69 {
70 /* Uninstall the modules to avoid memory leaks,
71 file descriptor leaks, etc. */
72 sim_module_uninstall (sd);
73 return 0;
74 }
75
76 if (sim_post_argv_init (sd) != SIM_RC_OK)
77 {
78 /* Uninstall the modules to avoid memory leaks,
79 file descriptor leaks, etc. */
80 sim_module_uninstall (sd);
81 return 0;
82 }
83
84 /* Initialize the main processor */
85 memset (&STATE_CPU (sd, 0)->reg, 0, sizeof STATE_CPU (sd, 0)->reg);
86 memset (&STATE_CPU (sd, 0)->acc, 0, sizeof STATE_CPU (sd, 0)->acc);
87 memset (&STATE_CPU (sd, 0)->cr, 0, sizeof STATE_CPU (sd, 0)->cr);
88 STATE_CPU (sd, 0)->is_user_mode = 0;
89 memset (&STATE_CPU (sd, 0)->cia, 0, sizeof STATE_CPU (sd, 0)->cia);
90 CPU_STATE (STATE_CPU (sd, 0)) = sd;
91
92 /* establish the simulator configuration */
93 sim_config (sd, LITTLE_ENDIAN/*d30v always big endian*/);
94
95 #define TIC80_MEM_START 0x2000000
96 #define TIC80_MEM_SIZE 0x100000
97
98 /* external memory */
99 sim_core_attach(sd,
100 NULL,
101 attach_raw_memory,
102 access_read_write_exec,
103 0, TIC80_MEM_START, TIC80_MEM_SIZE, NULL, NULL);
104 sim_core_attach(sd,
105 NULL,
106 attach_raw_memory,
107 access_read_write_exec,
108 0, 0, TIC80_MEM_SIZE, NULL, NULL);
109
110 /* FIXME: for now */
111 return sd;
112 }
113
114
115 void
116 sim_close (SIM_DESC sd, int quitting)
117 {
118 /* Uninstall the modules to avoid memory leaks,
119 file descriptor leaks, etc. */
120 sim_module_uninstall (sd);
121 }
122
123
124 SIM_RC
125 sim_load (SIM_DESC sd, char *prog, bfd *abfd, int from_tty)
126 {
127 bfd *prog_bfd;
128
129 prog_bfd = sim_load_file (sd, STATE_MY_NAME (sd),
130 STATE_CALLBACK (sd),
131 prog,
132 /* pass NULL for abfd, we always open our own */
133 NULL,
134 STATE_OPEN_KIND (sd) == SIM_OPEN_DEBUG);
135 if (prog_bfd == NULL)
136 return SIM_RC_FAIL;
137 sim_analyze_program (sd, prog_bfd);
138 return SIM_RC_OK;
139 }
140
141
142 void
143 sim_kill (SIM_DESC sd)
144 {
145 }
146
147
148 int
149 sim_read (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)
150 {
151 return sim_core_read_buffer (sd, NULL, sim_core_write_map,
152 buf, mem, length);
153 }
154
155
156 int
157 sim_write (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)
158 {
159 return sim_core_write_buffer (sd, NULL, sim_core_write_map,
160 buf, mem, length);
161 }
162
163
164 /* FIXME - these magic numbers need to be moved elsewhere */
165
166 #define SP_REGNUM 1 /* Contains address of top of stack */
167 #define FP_REGNUM 31 /* Contains address of executing stack frame */
168 #define PC_REGNUM 32 /* Contains program counter (FIXME?) */
169 #define NPC_REGNUM 33 /* Contains the next program counter (FIXME?) */
170 #define A0_REGNUM 34 /* Accumulator register 0 */
171 #define A3_REGNUM 37 /* Accumulator register 1 */
172
173 #define R0_REGNUM 0 /* General Purpose Register 0 - for sim */
174 #define Rn_REGNUM 31 /* Last General Purpose Register - for sim */
175 #define An_REGNUM A3_REGNUM /* Last Accumulator register - for sim */
176
177 void
178 sim_fetch_register (SIM_DESC sd, int regnr, unsigned char *buf)
179 {
180 if (regnr == R0_REGNUM)
181 memset (buf, 0, sizeof (unsigned32));
182 else if (regnr > R0_REGNUM && regnr <= Rn_REGNUM)
183 *(unsigned32*)buf = H2T_4 (STATE_CPU (sd, 0)->reg[regnr - R0_REGNUM]);
184 else if (regnr == PC_REGNUM)
185 *(unsigned32*)buf = H2T_4 (STATE_CPU (sd, 0)->cia.ip);
186 else if (regnr == NPC_REGNUM)
187 *(unsigned32*)buf = H2T_4 (STATE_CPU (sd, 0)->cia.dp);
188 else if (regnr >= A0_REGNUM && regnr <= An_REGNUM)
189 *(unsigned64*)buf = H2T_8 (STATE_CPU (sd, 0)->acc[regnr - A0_REGNUM]);
190 else
191 sim_io_error (sd, "sim_fetch_register - unknown register nr %d", regnr);
192 return;
193 }
194
195
196 void
197 sim_store_register (SIM_DESC sd, int regnr, unsigned char *buf)
198 {
199 if (regnr >= R0_REGNUM && regnr <= Rn_REGNUM)
200 STATE_CPU (sd, 0)->reg[regnr - R0_REGNUM] = T2H_4 (*(unsigned32*)buf);
201 else if (regnr == PC_REGNUM)
202 STATE_CPU (sd, 0)->cia.ip = T2H_4 (*(unsigned32*)buf);
203 else if (regnr == NPC_REGNUM)
204 STATE_CPU (sd, 0)->cia.dp = T2H_4 (*(unsigned32*)buf);
205 else if (regnr == A0_REGNUM && regnr <= An_REGNUM)
206 STATE_CPU (sd, 0)->acc[regnr - A0_REGNUM] = T2H_8 (*(unsigned64*)buf);
207 else
208 sim_io_error (sd, "sim_fetch_register - unknown register nr %d", regnr);
209 return;
210 }
211
212
213 void
214 sim_info (SIM_DESC sd, int verbose)
215 {
216 }
217
218
219 SIM_RC
220 sim_create_inferior (SIM_DESC sd,
221 char **argv,
222 char **envp)
223 {
224 STATE_CPU (sd, 0)->cia.ip = STATE_START_ADDR(sd);
225 STATE_CPU (sd, 0)->cia.dp = (STATE_START_ADDR(sd)
226 + sizeof (instruction_word));
227 STATE_CPU (sd, 0)->cr[IE_CR] |= IE_CR_IE;
228 STATE_CPU (sd, 0)->reg[1] = TIC80_MEM_START + TIC80_MEM_SIZE - 16;
229 return SIM_RC_OK;
230 }
231
232
233 void
234 sim_do_command (SIM_DESC sd, char *cmd)
235 {
236 if (sim_args_command (sd, cmd) != SIM_RC_OK)
237 sim_io_eprintf (sd, "Unknown command `%s'\n", cmd);
238 }
This page took 0.035647 seconds and 4 git commands to generate.