projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ASoC: rt5640: Use the platform data for DMIC settings
[deliverable/linux.git] / sound / soc / codecs / rt5640.c
1 /*
2 * rt5640.c -- RT5640 ALSA SoC audio codec driver
3 *
4 * Copyright 2011 Realtek Semiconductor Corp.
5 * Author: Johnny Hsu <johnnyhsu@realtek.com>
6 * Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13 #include <linux/module.h>
14 #include <linux/moduleparam.h>
15 #include <linux/init.h>
16 #include <linux/delay.h>
17 #include <linux/pm.h>
18 #include <linux/gpio.h>
19 #include <linux/i2c.h>
20 #include <linux/regmap.h>
21 #include <linux/of_gpio.h>
22 #include <linux/platform_device.h>
23 #include <linux/spi/spi.h>
24 #include <linux/acpi.h>
25 #include <sound/core.h>
26 #include <sound/pcm.h>
27 #include <sound/pcm_params.h>
28 #include <sound/soc.h>
29 #include <sound/soc-dapm.h>
30 #include <sound/initval.h>
31 #include <sound/tlv.h>
32
33 #include "rt5640.h"
34
35 #define RT5640_DEVICE_ID 0x6231
36
37 #define RT5640_PR_RANGE_BASE (0xff + 1)
38 #define RT5640_PR_SPACING 0x100
39
40 #define RT5640_PR_BASE (RT5640_PR_RANGE_BASE + (0 * RT5640_PR_SPACING))
41
42 static const struct regmap_range_cfg rt5640_ranges[] = {
43 { .name = "PR", .range_min = RT5640_PR_BASE,
44 .range_max = RT5640_PR_BASE + 0xb4,
45 .selector_reg = RT5640_PRIV_INDEX,
46 .selector_mask = 0xff,
47 .selector_shift = 0x0,
48 .window_start = RT5640_PRIV_DATA,
49 .window_len = 0x1, },
50 };
51
52 static struct reg_default init_list[] = {
53 {RT5640_PR_BASE + 0x3d, 0x3600},
54 {RT5640_PR_BASE + 0x12, 0x0aa8},
55 {RT5640_PR_BASE + 0x14, 0x0aaa},
56 {RT5640_PR_BASE + 0x20, 0x6110},
57 {RT5640_PR_BASE + 0x21, 0xe0e0},
58 {RT5640_PR_BASE + 0x23, 0x1804},
59 };
60 #define RT5640_INIT_REG_LEN ARRAY_SIZE(init_list)
61
62 static const struct reg_default rt5640_reg[RT5640_VENDOR_ID2 + 1] = {
63 { 0x00, 0x000e },
64 { 0x01, 0xc8c8 },
65 { 0x02, 0xc8c8 },
66 { 0x03, 0xc8c8 },
67 { 0x04, 0x8000 },
68 { 0x0d, 0x0000 },
69 { 0x0e, 0x0000 },
70 { 0x0f, 0x0808 },
71 { 0x19, 0xafaf },
72 { 0x1a, 0xafaf },
73 { 0x1b, 0x0000 },
74 { 0x1c, 0x2f2f },
75 { 0x1d, 0x2f2f },
76 { 0x1e, 0x0000 },
77 { 0x27, 0x7060 },
78 { 0x28, 0x7070 },
79 { 0x29, 0x8080 },
80 { 0x2a, 0x5454 },
81 { 0x2b, 0x5454 },
82 { 0x2c, 0xaa00 },
83 { 0x2d, 0x0000 },
84 { 0x2e, 0xa000 },
85 { 0x2f, 0x0000 },
86 { 0x3b, 0x0000 },
87 { 0x3c, 0x007f },
88 { 0x3d, 0x0000 },
89 { 0x3e, 0x007f },
90 { 0x45, 0xe000 },
91 { 0x46, 0x003e },
92 { 0x47, 0x003e },
93 { 0x48, 0xf800 },
94 { 0x49, 0x3800 },
95 { 0x4a, 0x0004 },
96 { 0x4c, 0xfc00 },
97 { 0x4d, 0x0000 },
98 { 0x4f, 0x01ff },
99 { 0x50, 0x0000 },
100 { 0x51, 0x0000 },
101 { 0x52, 0x01ff },
102 { 0x53, 0xf000 },
103 { 0x61, 0x0000 },
104 { 0x62, 0x0000 },
105 { 0x63, 0x00c0 },
106 { 0x64, 0x0000 },
107 { 0x65, 0x0000 },
108 { 0x66, 0x0000 },
109 { 0x6a, 0x0000 },
110 { 0x6c, 0x0000 },
111 { 0x70, 0x8000 },
112 { 0x71, 0x8000 },
113 { 0x72, 0x8000 },
114 { 0x73, 0x1114 },
115 { 0x74, 0x0c00 },
116 { 0x75, 0x1d00 },
117 { 0x80, 0x0000 },
118 { 0x81, 0x0000 },
119 { 0x82, 0x0000 },
120 { 0x83, 0x0000 },
121 { 0x84, 0x0000 },
122 { 0x85, 0x0008 },
123 { 0x89, 0x0000 },
124 { 0x8a, 0x0000 },
125 { 0x8b, 0x0600 },
126 { 0x8c, 0x0228 },
127 { 0x8d, 0xa000 },
128 { 0x8e, 0x0004 },
129 { 0x8f, 0x1100 },
130 { 0x90, 0x0646 },
131 { 0x91, 0x0c00 },
132 { 0x92, 0x0000 },
133 { 0x93, 0x3000 },
134 { 0xb0, 0x2080 },
135 { 0xb1, 0x0000 },
136 { 0xb4, 0x2206 },
137 { 0xb5, 0x1f00 },
138 { 0xb6, 0x0000 },
139 { 0xb8, 0x034b },
140 { 0xb9, 0x0066 },
141 { 0xba, 0x000b },
142 { 0xbb, 0x0000 },
143 { 0xbc, 0x0000 },
144 { 0xbd, 0x0000 },
145 { 0xbe, 0x0000 },
146 { 0xbf, 0x0000 },
147 { 0xc0, 0x0400 },
148 { 0xc2, 0x0000 },
149 { 0xc4, 0x0000 },
150 { 0xc5, 0x0000 },
151 { 0xc6, 0x2000 },
152 { 0xc8, 0x0000 },
153 { 0xc9, 0x0000 },
154 { 0xca, 0x0000 },
155 { 0xcb, 0x0000 },
156 { 0xcc, 0x0000 },
157 { 0xcf, 0x0013 },
158 { 0xd0, 0x0680 },
159 { 0xd1, 0x1c17 },
160 { 0xd2, 0x8c00 },
161 { 0xd3, 0xaa20 },
162 { 0xd6, 0x0400 },
163 { 0xd9, 0x0809 },
164 { 0xfe, 0x10ec },
165 { 0xff, 0x6231 },
166 };
167
168 static int rt5640_reset(struct snd_soc_codec *codec)
169 {
170 return snd_soc_write(codec, RT5640_RESET, 0);
171 }
172
173 static bool rt5640_volatile_register(struct device *dev, unsigned int reg)
174 {
175 int i;
176
177 for (i = 0; i < ARRAY_SIZE(rt5640_ranges); i++)
178 if ((reg >= rt5640_ranges[i].window_start &&
179 reg <= rt5640_ranges[i].window_start +
180 rt5640_ranges[i].window_len) ||
181 (reg >= rt5640_ranges[i].range_min &&
182 reg <= rt5640_ranges[i].range_max))
183 return true;
184
185 switch (reg) {
186 case RT5640_RESET:
187 case RT5640_ASRC_5:
188 case RT5640_EQ_CTRL1:
189 case RT5640_DRC_AGC_1:
190 case RT5640_ANC_CTRL1:
191 case RT5640_IRQ_CTRL2:
192 case RT5640_INT_IRQ_ST:
193 case RT5640_DSP_CTRL2:
194 case RT5640_DSP_CTRL3:
195 case RT5640_PRIV_INDEX:
196 case RT5640_PRIV_DATA:
197 case RT5640_PGM_REG_ARR1:
198 case RT5640_PGM_REG_ARR3:
199 case RT5640_VENDOR_ID:
200 case RT5640_VENDOR_ID1:
201 case RT5640_VENDOR_ID2:
202 return true;
203 default:
204 return false;
205 }
206 }
207
208 static bool rt5640_readable_register(struct device *dev, unsigned int reg)
209 {
210 int i;
211
212 for (i = 0; i < ARRAY_SIZE(rt5640_ranges); i++)
213 if ((reg >= rt5640_ranges[i].window_start &&
214 reg <= rt5640_ranges[i].window_start +
215 rt5640_ranges[i].window_len) ||
216 (reg >= rt5640_ranges[i].range_min &&
217 reg <= rt5640_ranges[i].range_max))
218 return true;
219
220 switch (reg) {
221 case RT5640_RESET:
222 case RT5640_SPK_VOL:
223 case RT5640_HP_VOL:
224 case RT5640_OUTPUT:
225 case RT5640_MONO_OUT:
226 case RT5640_IN1_IN2:
227 case RT5640_IN3_IN4:
228 case RT5640_INL_INR_VOL:
229 case RT5640_DAC1_DIG_VOL:
230 case RT5640_DAC2_DIG_VOL:
231 case RT5640_DAC2_CTRL:
232 case RT5640_ADC_DIG_VOL:
233 case RT5640_ADC_DATA:
234 case RT5640_ADC_BST_VOL:
235 case RT5640_STO_ADC_MIXER:
236 case RT5640_MONO_ADC_MIXER:
237 case RT5640_AD_DA_MIXER:
238 case RT5640_STO_DAC_MIXER:
239 case RT5640_MONO_DAC_MIXER:
240 case RT5640_DIG_MIXER:
241 case RT5640_DSP_PATH1:
242 case RT5640_DSP_PATH2:
243 case RT5640_DIG_INF_DATA:
244 case RT5640_REC_L1_MIXER:
245 case RT5640_REC_L2_MIXER:
246 case RT5640_REC_R1_MIXER:
247 case RT5640_REC_R2_MIXER:
248 case RT5640_HPO_MIXER:
249 case RT5640_SPK_L_MIXER:
250 case RT5640_SPK_R_MIXER:
251 case RT5640_SPO_L_MIXER:
252 case RT5640_SPO_R_MIXER:
253 case RT5640_SPO_CLSD_RATIO:
254 case RT5640_MONO_MIXER:
255 case RT5640_OUT_L1_MIXER:
256 case RT5640_OUT_L2_MIXER:
257 case RT5640_OUT_L3_MIXER:
258 case RT5640_OUT_R1_MIXER:
259 case RT5640_OUT_R2_MIXER:
260 case RT5640_OUT_R3_MIXER:
261 case RT5640_LOUT_MIXER:
262 case RT5640_PWR_DIG1:
263 case RT5640_PWR_DIG2:
264 case RT5640_PWR_ANLG1:
265 case RT5640_PWR_ANLG2:
266 case RT5640_PWR_MIXER:
267 case RT5640_PWR_VOL:
268 case RT5640_PRIV_INDEX:
269 case RT5640_PRIV_DATA:
270 case RT5640_I2S1_SDP:
271 case RT5640_I2S2_SDP:
272 case RT5640_ADDA_CLK1:
273 case RT5640_ADDA_CLK2:
274 case RT5640_DMIC:
275 case RT5640_GLB_CLK:
276 case RT5640_PLL_CTRL1:
277 case RT5640_PLL_CTRL2:
278 case RT5640_ASRC_1:
279 case RT5640_ASRC_2:
280 case RT5640_ASRC_3:
281 case RT5640_ASRC_4:
282 case RT5640_ASRC_5:
283 case RT5640_HP_OVCD:
284 case RT5640_CLS_D_OVCD:
285 case RT5640_CLS_D_OUT:
286 case RT5640_DEPOP_M1:
287 case RT5640_DEPOP_M2:
288 case RT5640_DEPOP_M3:
289 case RT5640_CHARGE_PUMP:
290 case RT5640_PV_DET_SPK_G:
291 case RT5640_MICBIAS:
292 case RT5640_EQ_CTRL1:
293 case RT5640_EQ_CTRL2:
294 case RT5640_WIND_FILTER:
295 case RT5640_DRC_AGC_1:
296 case RT5640_DRC_AGC_2:
297 case RT5640_DRC_AGC_3:
298 case RT5640_SVOL_ZC:
299 case RT5640_ANC_CTRL1:
300 case RT5640_ANC_CTRL2:
301 case RT5640_ANC_CTRL3:
302 case RT5640_JD_CTRL:
303 case RT5640_ANC_JD:
304 case RT5640_IRQ_CTRL1:
305 case RT5640_IRQ_CTRL2:
306 case RT5640_INT_IRQ_ST:
307 case RT5640_GPIO_CTRL1:
308 case RT5640_GPIO_CTRL2:
309 case RT5640_GPIO_CTRL3:
310 case RT5640_DSP_CTRL1:
311 case RT5640_DSP_CTRL2:
312 case RT5640_DSP_CTRL3:
313 case RT5640_DSP_CTRL4:
314 case RT5640_PGM_REG_ARR1:
315 case RT5640_PGM_REG_ARR2:
316 case RT5640_PGM_REG_ARR3:
317 case RT5640_PGM_REG_ARR4:
318 case RT5640_PGM_REG_ARR5:
319 case RT5640_SCB_FUNC:
320 case RT5640_SCB_CTRL:
321 case RT5640_BASE_BACK:
322 case RT5640_MP3_PLUS1:
323 case RT5640_MP3_PLUS2:
324 case RT5640_3D_HP:
325 case RT5640_ADJ_HPF:
326 case RT5640_HP_CALIB_AMP_DET:
327 case RT5640_HP_CALIB2:
328 case RT5640_SV_ZCD1:
329 case RT5640_SV_ZCD2:
330 case RT5640_DUMMY1:
331 case RT5640_DUMMY2:
332 case RT5640_DUMMY3:
333 case RT5640_VENDOR_ID:
334 case RT5640_VENDOR_ID1:
335 case RT5640_VENDOR_ID2:
336 return true;
337 default:
338 return false;
339 }
340 }
341
342 static const DECLARE_TLV_DB_SCALE(out_vol_tlv, -4650, 150, 0);
343 static const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -65625, 375, 0);
344 static const DECLARE_TLV_DB_SCALE(in_vol_tlv, -3450, 150, 0);
345 static const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -17625, 375, 0);
346 static const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);
347
348 /* {0, +20, +24, +30, +35, +40, +44, +50, +52} dB */
349 static unsigned int bst_tlv[] = {
350 TLV_DB_RANGE_HEAD(7),
351 0, 0, TLV_DB_SCALE_ITEM(0, 0, 0),
352 1, 1, TLV_DB_SCALE_ITEM(2000, 0, 0),
353 2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),
354 3, 5, TLV_DB_SCALE_ITEM(3000, 500, 0),
355 6, 6, TLV_DB_SCALE_ITEM(4400, 0, 0),
356 7, 7, TLV_DB_SCALE_ITEM(5000, 0, 0),
357 8, 8, TLV_DB_SCALE_ITEM(5200, 0, 0),
358 };
359
360 /* Interface data select */
361 static const char * const rt5640_data_select[] = {
362 "Normal", "left copy to right", "right copy to left", "Swap"};
363
364 static SOC_ENUM_SINGLE_DECL(rt5640_if1_dac_enum, RT5640_DIG_INF_DATA,
365 RT5640_IF1_DAC_SEL_SFT, rt5640_data_select);
366
367 static SOC_ENUM_SINGLE_DECL(rt5640_if1_adc_enum, RT5640_DIG_INF_DATA,
368 RT5640_IF1_ADC_SEL_SFT, rt5640_data_select);
369
370 static SOC_ENUM_SINGLE_DECL(rt5640_if2_dac_enum, RT5640_DIG_INF_DATA,
371 RT5640_IF2_DAC_SEL_SFT, rt5640_data_select);
372
373 static SOC_ENUM_SINGLE_DECL(rt5640_if2_adc_enum, RT5640_DIG_INF_DATA,
374 RT5640_IF2_ADC_SEL_SFT, rt5640_data_select);
375
376 /* Class D speaker gain ratio */
377 static const char * const rt5640_clsd_spk_ratio[] = {"1.66x", "1.83x", "1.94x",
378 "2x", "2.11x", "2.22x", "2.33x", "2.44x", "2.55x", "2.66x", "2.77x"};
379
380 static SOC_ENUM_SINGLE_DECL(rt5640_clsd_spk_ratio_enum, RT5640_CLS_D_OUT,
381 RT5640_CLSD_RATIO_SFT, rt5640_clsd_spk_ratio);
382
383 static const struct snd_kcontrol_new rt5640_snd_controls[] = {
384 /* Speaker Output Volume */
385 SOC_DOUBLE("Speaker Channel Switch", RT5640_SPK_VOL,
386 RT5640_VOL_L_SFT, RT5640_VOL_R_SFT, 1, 1),
387 SOC_DOUBLE_TLV("Speaker Playback Volume", RT5640_SPK_VOL,
388 RT5640_L_VOL_SFT, RT5640_R_VOL_SFT, 39, 1, out_vol_tlv),
389 /* Headphone Output Volume */
390 SOC_DOUBLE("HP Channel Switch", RT5640_HP_VOL,
391 RT5640_VOL_L_SFT, RT5640_VOL_R_SFT, 1, 1),
392 SOC_DOUBLE_TLV("HP Playback Volume", RT5640_HP_VOL,
393 RT5640_L_VOL_SFT, RT5640_R_VOL_SFT, 39, 1, out_vol_tlv),
394 /* OUTPUT Control */
395 SOC_DOUBLE("OUT Playback Switch", RT5640_OUTPUT,
396 RT5640_L_MUTE_SFT, RT5640_R_MUTE_SFT, 1, 1),
397 SOC_DOUBLE("OUT Channel Switch", RT5640_OUTPUT,
398 RT5640_VOL_L_SFT, RT5640_VOL_R_SFT, 1, 1),
399 SOC_DOUBLE_TLV("OUT Playback Volume", RT5640_OUTPUT,
400 RT5640_L_VOL_SFT, RT5640_R_VOL_SFT, 39, 1, out_vol_tlv),
401 /* MONO Output Control */
402 SOC_SINGLE("Mono Playback Switch", RT5640_MONO_OUT,
403 RT5640_L_MUTE_SFT, 1, 1),
404 /* DAC Digital Volume */
405 SOC_DOUBLE("DAC2 Playback Switch", RT5640_DAC2_CTRL,
406 RT5640_M_DAC_L2_VOL_SFT, RT5640_M_DAC_R2_VOL_SFT, 1, 1),
407 SOC_DOUBLE_TLV("DAC1 Playback Volume", RT5640_DAC1_DIG_VOL,
408 RT5640_L_VOL_SFT, RT5640_R_VOL_SFT,
409 175, 0, dac_vol_tlv),
410 SOC_DOUBLE_TLV("Mono DAC Playback Volume", RT5640_DAC2_DIG_VOL,
411 RT5640_L_VOL_SFT, RT5640_R_VOL_SFT,
412 175, 0, dac_vol_tlv),
413 /* IN1/IN2 Control */
414 SOC_SINGLE_TLV("IN1 Boost", RT5640_IN1_IN2,
415 RT5640_BST_SFT1, 8, 0, bst_tlv),
416 SOC_SINGLE_TLV("IN2 Boost", RT5640_IN3_IN4,
417 RT5640_BST_SFT2, 8, 0, bst_tlv),
418 /* INL/INR Volume Control */
419 SOC_DOUBLE_TLV("IN Capture Volume", RT5640_INL_INR_VOL,
420 RT5640_INL_VOL_SFT, RT5640_INR_VOL_SFT,
421 31, 1, in_vol_tlv),
422 /* ADC Digital Volume Control */
423 SOC_DOUBLE("ADC Capture Switch", RT5640_ADC_DIG_VOL,
424 RT5640_L_MUTE_SFT, RT5640_R_MUTE_SFT, 1, 1),
425 SOC_DOUBLE_TLV("ADC Capture Volume", RT5640_ADC_DIG_VOL,
426 RT5640_L_VOL_SFT, RT5640_R_VOL_SFT,
427 127, 0, adc_vol_tlv),
428 SOC_DOUBLE_TLV("Mono ADC Capture Volume", RT5640_ADC_DATA,
429 RT5640_L_VOL_SFT, RT5640_R_VOL_SFT,
430 127, 0, adc_vol_tlv),
431 /* ADC Boost Volume Control */
432 SOC_DOUBLE_TLV("ADC Boost Gain", RT5640_ADC_BST_VOL,
433 RT5640_ADC_L_BST_SFT, RT5640_ADC_R_BST_SFT,
434 3, 0, adc_bst_tlv),
435 /* Class D speaker gain ratio */
436 SOC_ENUM("Class D SPK Ratio Control", rt5640_clsd_spk_ratio_enum),
437
438 SOC_ENUM("ADC IF1 Data Switch", rt5640_if1_adc_enum),
439 SOC_ENUM("DAC IF1 Data Switch", rt5640_if1_dac_enum),
440 SOC_ENUM("ADC IF2 Data Switch", rt5640_if2_adc_enum),
441 SOC_ENUM("DAC IF2 Data Switch", rt5640_if2_dac_enum),
442 };
443
444 /**
445 * set_dmic_clk - Set parameter of dmic.
446 *
447 * @w: DAPM widget.
448 * @kcontrol: The kcontrol of this widget.
449 * @event: Event id.
450 *
451 * Choose dmic clock between 1MHz and 3MHz.
452 * It is better for clock to approximate 3MHz.
453 */
454 static int set_dmic_clk(struct snd_soc_dapm_widget *w,
455 struct snd_kcontrol *kcontrol, int event)
456 {
457 struct snd_soc_codec *codec = w->codec;
458 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
459 int div[] = {2, 3, 4, 6, 8, 12};
460 int idx = -EINVAL, i;
461 int rate, red, bound, temp;
462
463 rate = rt5640->sysclk;
464 red = 3000000 * 12;
465 for (i = 0; i < ARRAY_SIZE(div); i++) {
466 bound = div[i] * 3000000;
467 if (rate > bound)
468 continue;
469 temp = bound - rate;
470 if (temp < red) {
471 red = temp;
472 idx = i;
473 }
474 }
475 if (idx < 0)
476 dev_err(codec->dev, "Failed to set DMIC clock\n");
477 else
478 snd_soc_update_bits(codec, RT5640_DMIC, RT5640_DMIC_CLK_MASK,
479 idx << RT5640_DMIC_CLK_SFT);
480 return idx;
481 }
482
483 static int check_sysclk1_source(struct snd_soc_dapm_widget *source,
484 struct snd_soc_dapm_widget *sink)
485 {
486 unsigned int val;
487
488 val = snd_soc_read(source->codec, RT5640_GLB_CLK);
489 val &= RT5640_SCLK_SRC_MASK;
490 if (val == RT5640_SCLK_SRC_PLL1 || val == RT5640_SCLK_SRC_PLL1T)
491 return 1;
492 else
493 return 0;
494 }
495
496 /* Digital Mixer */
497 static const struct snd_kcontrol_new rt5640_sto_adc_l_mix[] = {
498 SOC_DAPM_SINGLE("ADC1 Switch", RT5640_STO_ADC_MIXER,
499 RT5640_M_ADC_L1_SFT, 1, 1),
500 SOC_DAPM_SINGLE("ADC2 Switch", RT5640_STO_ADC_MIXER,
501 RT5640_M_ADC_L2_SFT, 1, 1),
502 };
503
504 static const struct snd_kcontrol_new rt5640_sto_adc_r_mix[] = {
505 SOC_DAPM_SINGLE("ADC1 Switch", RT5640_STO_ADC_MIXER,
506 RT5640_M_ADC_R1_SFT, 1, 1),
507 SOC_DAPM_SINGLE("ADC2 Switch", RT5640_STO_ADC_MIXER,
508 RT5640_M_ADC_R2_SFT, 1, 1),
509 };
510
511 static const struct snd_kcontrol_new rt5640_mono_adc_l_mix[] = {
512 SOC_DAPM_SINGLE("ADC1 Switch", RT5640_MONO_ADC_MIXER,
513 RT5640_M_MONO_ADC_L1_SFT, 1, 1),
514 SOC_DAPM_SINGLE("ADC2 Switch", RT5640_MONO_ADC_MIXER,
515 RT5640_M_MONO_ADC_L2_SFT, 1, 1),
516 };
517
518 static const struct snd_kcontrol_new rt5640_mono_adc_r_mix[] = {
519 SOC_DAPM_SINGLE("ADC1 Switch", RT5640_MONO_ADC_MIXER,
520 RT5640_M_MONO_ADC_R1_SFT, 1, 1),
521 SOC_DAPM_SINGLE("ADC2 Switch", RT5640_MONO_ADC_MIXER,
522 RT5640_M_MONO_ADC_R2_SFT, 1, 1),
523 };
524
525 static const struct snd_kcontrol_new rt5640_dac_l_mix[] = {
526 SOC_DAPM_SINGLE("Stereo ADC Switch", RT5640_AD_DA_MIXER,
527 RT5640_M_ADCMIX_L_SFT, 1, 1),
528 SOC_DAPM_SINGLE("INF1 Switch", RT5640_AD_DA_MIXER,
529 RT5640_M_IF1_DAC_L_SFT, 1, 1),
530 };
531
532 static const struct snd_kcontrol_new rt5640_dac_r_mix[] = {
533 SOC_DAPM_SINGLE("Stereo ADC Switch", RT5640_AD_DA_MIXER,
534 RT5640_M_ADCMIX_R_SFT, 1, 1),
535 SOC_DAPM_SINGLE("INF1 Switch", RT5640_AD_DA_MIXER,
536 RT5640_M_IF1_DAC_R_SFT, 1, 1),
537 };
538
539 static const struct snd_kcontrol_new rt5640_sto_dac_l_mix[] = {
540 SOC_DAPM_SINGLE("DAC L1 Switch", RT5640_STO_DAC_MIXER,
541 RT5640_M_DAC_L1_SFT, 1, 1),
542 SOC_DAPM_SINGLE("DAC L2 Switch", RT5640_STO_DAC_MIXER,
543 RT5640_M_DAC_L2_SFT, 1, 1),
544 SOC_DAPM_SINGLE("ANC Switch", RT5640_STO_DAC_MIXER,
545 RT5640_M_ANC_DAC_L_SFT, 1, 1),
546 };
547
548 static const struct snd_kcontrol_new rt5640_sto_dac_r_mix[] = {
549 SOC_DAPM_SINGLE("DAC R1 Switch", RT5640_STO_DAC_MIXER,
550 RT5640_M_DAC_R1_SFT, 1, 1),
551 SOC_DAPM_SINGLE("DAC R2 Switch", RT5640_STO_DAC_MIXER,
552 RT5640_M_DAC_R2_SFT, 1, 1),
553 SOC_DAPM_SINGLE("ANC Switch", RT5640_STO_DAC_MIXER,
554 RT5640_M_ANC_DAC_R_SFT, 1, 1),
555 };
556
557 static const struct snd_kcontrol_new rt5640_mono_dac_l_mix[] = {
558 SOC_DAPM_SINGLE("DAC L1 Switch", RT5640_MONO_DAC_MIXER,
559 RT5640_M_DAC_L1_MONO_L_SFT, 1, 1),
560 SOC_DAPM_SINGLE("DAC L2 Switch", RT5640_MONO_DAC_MIXER,
561 RT5640_M_DAC_L2_MONO_L_SFT, 1, 1),
562 SOC_DAPM_SINGLE("DAC R2 Switch", RT5640_MONO_DAC_MIXER,
563 RT5640_M_DAC_R2_MONO_L_SFT, 1, 1),
564 };
565
566 static const struct snd_kcontrol_new rt5640_mono_dac_r_mix[] = {
567 SOC_DAPM_SINGLE("DAC R1 Switch", RT5640_MONO_DAC_MIXER,
568 RT5640_M_DAC_R1_MONO_R_SFT, 1, 1),
569 SOC_DAPM_SINGLE("DAC R2 Switch", RT5640_MONO_DAC_MIXER,
570 RT5640_M_DAC_R2_MONO_R_SFT, 1, 1),
571 SOC_DAPM_SINGLE("DAC L2 Switch", RT5640_MONO_DAC_MIXER,
572 RT5640_M_DAC_L2_MONO_R_SFT, 1, 1),
573 };
574
575 static const struct snd_kcontrol_new rt5640_dig_l_mix[] = {
576 SOC_DAPM_SINGLE("DAC L1 Switch", RT5640_DIG_MIXER,
577 RT5640_M_STO_L_DAC_L_SFT, 1, 1),
578 SOC_DAPM_SINGLE("DAC L2 Switch", RT5640_DIG_MIXER,
579 RT5640_M_DAC_L2_DAC_L_SFT, 1, 1),
580 };
581
582 static const struct snd_kcontrol_new rt5640_dig_r_mix[] = {
583 SOC_DAPM_SINGLE("DAC R1 Switch", RT5640_DIG_MIXER,
584 RT5640_M_STO_R_DAC_R_SFT, 1, 1),
585 SOC_DAPM_SINGLE("DAC R2 Switch", RT5640_DIG_MIXER,
586 RT5640_M_DAC_R2_DAC_R_SFT, 1, 1),
587 };
588
589 /* Analog Input Mixer */
590 static const struct snd_kcontrol_new rt5640_rec_l_mix[] = {
591 SOC_DAPM_SINGLE("HPOL Switch", RT5640_REC_L2_MIXER,
592 RT5640_M_HP_L_RM_L_SFT, 1, 1),
593 SOC_DAPM_SINGLE("INL Switch", RT5640_REC_L2_MIXER,
594 RT5640_M_IN_L_RM_L_SFT, 1, 1),
595 SOC_DAPM_SINGLE("BST2 Switch", RT5640_REC_L2_MIXER,
596 RT5640_M_BST4_RM_L_SFT, 1, 1),
597 SOC_DAPM_SINGLE("BST1 Switch", RT5640_REC_L2_MIXER,
598 RT5640_M_BST1_RM_L_SFT, 1, 1),
599 SOC_DAPM_SINGLE("OUT MIXL Switch", RT5640_REC_L2_MIXER,
600 RT5640_M_OM_L_RM_L_SFT, 1, 1),
601 };
602
603 static const struct snd_kcontrol_new rt5640_rec_r_mix[] = {
604 SOC_DAPM_SINGLE("HPOR Switch", RT5640_REC_R2_MIXER,
605 RT5640_M_HP_R_RM_R_SFT, 1, 1),
606 SOC_DAPM_SINGLE("INR Switch", RT5640_REC_R2_MIXER,
607 RT5640_M_IN_R_RM_R_SFT, 1, 1),
608 SOC_DAPM_SINGLE("BST2 Switch", RT5640_REC_R2_MIXER,
609 RT5640_M_BST4_RM_R_SFT, 1, 1),
610 SOC_DAPM_SINGLE("BST1 Switch", RT5640_REC_R2_MIXER,
611 RT5640_M_BST1_RM_R_SFT, 1, 1),
612 SOC_DAPM_SINGLE("OUT MIXR Switch", RT5640_REC_R2_MIXER,
613 RT5640_M_OM_R_RM_R_SFT, 1, 1),
614 };
615
616 /* Analog Output Mixer */
617 static const struct snd_kcontrol_new rt5640_spk_l_mix[] = {
618 SOC_DAPM_SINGLE("REC MIXL Switch", RT5640_SPK_L_MIXER,
619 RT5640_M_RM_L_SM_L_SFT, 1, 1),
620 SOC_DAPM_SINGLE("INL Switch", RT5640_SPK_L_MIXER,
621 RT5640_M_IN_L_SM_L_SFT, 1, 1),
622 SOC_DAPM_SINGLE("DAC L1 Switch", RT5640_SPK_L_MIXER,
623 RT5640_M_DAC_L1_SM_L_SFT, 1, 1),
624 SOC_DAPM_SINGLE("DAC L2 Switch", RT5640_SPK_L_MIXER,
625 RT5640_M_DAC_L2_SM_L_SFT, 1, 1),
626 SOC_DAPM_SINGLE("OUT MIXL Switch", RT5640_SPK_L_MIXER,
627 RT5640_M_OM_L_SM_L_SFT, 1, 1),
628 };
629
630 static const struct snd_kcontrol_new rt5640_spk_r_mix[] = {
631 SOC_DAPM_SINGLE("REC MIXR Switch", RT5640_SPK_R_MIXER,
632 RT5640_M_RM_R_SM_R_SFT, 1, 1),
633 SOC_DAPM_SINGLE("INR Switch", RT5640_SPK_R_MIXER,
634 RT5640_M_IN_R_SM_R_SFT, 1, 1),
635 SOC_DAPM_SINGLE("DAC R1 Switch", RT5640_SPK_R_MIXER,
636 RT5640_M_DAC_R1_SM_R_SFT, 1, 1),
637 SOC_DAPM_SINGLE("DAC R2 Switch", RT5640_SPK_R_MIXER,
638 RT5640_M_DAC_R2_SM_R_SFT, 1, 1),
639 SOC_DAPM_SINGLE("OUT MIXR Switch", RT5640_SPK_R_MIXER,
640 RT5640_M_OM_R_SM_R_SFT, 1, 1),
641 };
642
643 static const struct snd_kcontrol_new rt5640_out_l_mix[] = {
644 SOC_DAPM_SINGLE("SPK MIXL Switch", RT5640_OUT_L3_MIXER,
645 RT5640_M_SM_L_OM_L_SFT, 1, 1),
646 SOC_DAPM_SINGLE("BST1 Switch", RT5640_OUT_L3_MIXER,
647 RT5640_M_BST1_OM_L_SFT, 1, 1),
648 SOC_DAPM_SINGLE("INL Switch", RT5640_OUT_L3_MIXER,
649 RT5640_M_IN_L_OM_L_SFT, 1, 1),
650 SOC_DAPM_SINGLE("REC MIXL Switch", RT5640_OUT_L3_MIXER,
651 RT5640_M_RM_L_OM_L_SFT, 1, 1),
652 SOC_DAPM_SINGLE("DAC R2 Switch", RT5640_OUT_L3_MIXER,
653 RT5640_M_DAC_R2_OM_L_SFT, 1, 1),
654 SOC_DAPM_SINGLE("DAC L2 Switch", RT5640_OUT_L3_MIXER,
655 RT5640_M_DAC_L2_OM_L_SFT, 1, 1),
656 SOC_DAPM_SINGLE("DAC L1 Switch", RT5640_OUT_L3_MIXER,
657 RT5640_M_DAC_L1_OM_L_SFT, 1, 1),
658 };
659
660 static const struct snd_kcontrol_new rt5640_out_r_mix[] = {
661 SOC_DAPM_SINGLE("SPK MIXR Switch", RT5640_OUT_R3_MIXER,
662 RT5640_M_SM_L_OM_R_SFT, 1, 1),
663 SOC_DAPM_SINGLE("BST2 Switch", RT5640_OUT_R3_MIXER,
664 RT5640_M_BST4_OM_R_SFT, 1, 1),
665 SOC_DAPM_SINGLE("BST1 Switch", RT5640_OUT_R3_MIXER,
666 RT5640_M_BST1_OM_R_SFT, 1, 1),
667 SOC_DAPM_SINGLE("INR Switch", RT5640_OUT_R3_MIXER,
668 RT5640_M_IN_R_OM_R_SFT, 1, 1),
669 SOC_DAPM_SINGLE("REC MIXR Switch", RT5640_OUT_R3_MIXER,
670 RT5640_M_RM_R_OM_R_SFT, 1, 1),
671 SOC_DAPM_SINGLE("DAC L2 Switch", RT5640_OUT_R3_MIXER,
672 RT5640_M_DAC_L2_OM_R_SFT, 1, 1),
673 SOC_DAPM_SINGLE("DAC R2 Switch", RT5640_OUT_R3_MIXER,
674 RT5640_M_DAC_R2_OM_R_SFT, 1, 1),
675 SOC_DAPM_SINGLE("DAC R1 Switch", RT5640_OUT_R3_MIXER,
676 RT5640_M_DAC_R1_OM_R_SFT, 1, 1),
677 };
678
679 static const struct snd_kcontrol_new rt5640_spo_l_mix[] = {
680 SOC_DAPM_SINGLE("DAC R1 Switch", RT5640_SPO_L_MIXER,
681 RT5640_M_DAC_R1_SPM_L_SFT, 1, 1),
682 SOC_DAPM_SINGLE("DAC L1 Switch", RT5640_SPO_L_MIXER,
683 RT5640_M_DAC_L1_SPM_L_SFT, 1, 1),
684 SOC_DAPM_SINGLE("SPKVOL R Switch", RT5640_SPO_L_MIXER,
685 RT5640_M_SV_R_SPM_L_SFT, 1, 1),
686 SOC_DAPM_SINGLE("SPKVOL L Switch", RT5640_SPO_L_MIXER,
687 RT5640_M_SV_L_SPM_L_SFT, 1, 1),
688 SOC_DAPM_SINGLE("BST1 Switch", RT5640_SPO_L_MIXER,
689 RT5640_M_BST1_SPM_L_SFT, 1, 1),
690 };
691
692 static const struct snd_kcontrol_new rt5640_spo_r_mix[] = {
693 SOC_DAPM_SINGLE("DAC R1 Switch", RT5640_SPO_R_MIXER,
694 RT5640_M_DAC_R1_SPM_R_SFT, 1, 1),
695 SOC_DAPM_SINGLE("SPKVOL R Switch", RT5640_SPO_R_MIXER,
696 RT5640_M_SV_R_SPM_R_SFT, 1, 1),
697 SOC_DAPM_SINGLE("BST1 Switch", RT5640_SPO_R_MIXER,
698 RT5640_M_BST1_SPM_R_SFT, 1, 1),
699 };
700
701 static const struct snd_kcontrol_new rt5640_hpo_mix[] = {
702 SOC_DAPM_SINGLE("HPO MIX DAC2 Switch", RT5640_HPO_MIXER,
703 RT5640_M_DAC2_HM_SFT, 1, 1),
704 SOC_DAPM_SINGLE("HPO MIX DAC1 Switch", RT5640_HPO_MIXER,
705 RT5640_M_DAC1_HM_SFT, 1, 1),
706 SOC_DAPM_SINGLE("HPO MIX HPVOL Switch", RT5640_HPO_MIXER,
707 RT5640_M_HPVOL_HM_SFT, 1, 1),
708 };
709
710 static const struct snd_kcontrol_new rt5640_lout_mix[] = {
711 SOC_DAPM_SINGLE("DAC L1 Switch", RT5640_LOUT_MIXER,
712 RT5640_M_DAC_L1_LM_SFT, 1, 1),
713 SOC_DAPM_SINGLE("DAC R1 Switch", RT5640_LOUT_MIXER,
714 RT5640_M_DAC_R1_LM_SFT, 1, 1),
715 SOC_DAPM_SINGLE("OUTVOL L Switch", RT5640_LOUT_MIXER,
716 RT5640_M_OV_L_LM_SFT, 1, 1),
717 SOC_DAPM_SINGLE("OUTVOL R Switch", RT5640_LOUT_MIXER,
718 RT5640_M_OV_R_LM_SFT, 1, 1),
719 };
720
721 static const struct snd_kcontrol_new rt5640_mono_mix[] = {
722 SOC_DAPM_SINGLE("DAC R2 Switch", RT5640_MONO_MIXER,
723 RT5640_M_DAC_R2_MM_SFT, 1, 1),
724 SOC_DAPM_SINGLE("DAC L2 Switch", RT5640_MONO_MIXER,
725 RT5640_M_DAC_L2_MM_SFT, 1, 1),
726 SOC_DAPM_SINGLE("OUTVOL R Switch", RT5640_MONO_MIXER,
727 RT5640_M_OV_R_MM_SFT, 1, 1),
728 SOC_DAPM_SINGLE("OUTVOL L Switch", RT5640_MONO_MIXER,
729 RT5640_M_OV_L_MM_SFT, 1, 1),
730 SOC_DAPM_SINGLE("BST1 Switch", RT5640_MONO_MIXER,
731 RT5640_M_BST1_MM_SFT, 1, 1),
732 };
733
734 static const struct snd_kcontrol_new spk_l_enable_control =
735 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT5640_SPK_VOL,
736 RT5640_L_MUTE_SFT, 1, 1);
737
738 static const struct snd_kcontrol_new spk_r_enable_control =
739 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT5640_SPK_VOL,
740 RT5640_R_MUTE_SFT, 1, 1);
741
742 static const struct snd_kcontrol_new hp_l_enable_control =
743 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT5640_HP_VOL,
744 RT5640_L_MUTE_SFT, 1, 1);
745
746 static const struct snd_kcontrol_new hp_r_enable_control =
747 SOC_DAPM_SINGLE_AUTODISABLE("Switch", RT5640_HP_VOL,
748 RT5640_R_MUTE_SFT, 1, 1);
749
750 /* Stereo ADC source */
751 static const char * const rt5640_stereo_adc1_src[] = {
752 "DIG MIX", "ADC"
753 };
754
755 static SOC_ENUM_SINGLE_DECL(rt5640_stereo_adc1_enum, RT5640_STO_ADC_MIXER,
756 RT5640_ADC_1_SRC_SFT, rt5640_stereo_adc1_src);
757
758 static const struct snd_kcontrol_new rt5640_sto_adc_1_mux =
759 SOC_DAPM_ENUM("Stereo ADC1 Mux", rt5640_stereo_adc1_enum);
760
761 static const char * const rt5640_stereo_adc2_src[] = {
762 "DMIC1", "DMIC2", "DIG MIX"
763 };
764
765 static SOC_ENUM_SINGLE_DECL(rt5640_stereo_adc2_enum, RT5640_STO_ADC_MIXER,
766 RT5640_ADC_2_SRC_SFT, rt5640_stereo_adc2_src);
767
768 static const struct snd_kcontrol_new rt5640_sto_adc_2_mux =
769 SOC_DAPM_ENUM("Stereo ADC2 Mux", rt5640_stereo_adc2_enum);
770
771 /* Mono ADC source */
772 static const char * const rt5640_mono_adc_l1_src[] = {
773 "Mono DAC MIXL", "ADCL"
774 };
775
776 static SOC_ENUM_SINGLE_DECL(rt5640_mono_adc_l1_enum, RT5640_MONO_ADC_MIXER,
777 RT5640_MONO_ADC_L1_SRC_SFT, rt5640_mono_adc_l1_src);
778
779 static const struct snd_kcontrol_new rt5640_mono_adc_l1_mux =
780 SOC_DAPM_ENUM("Mono ADC1 left source", rt5640_mono_adc_l1_enum);
781
782 static const char * const rt5640_mono_adc_l2_src[] = {
783 "DMIC L1", "DMIC L2", "Mono DAC MIXL"
784 };
785
786 static SOC_ENUM_SINGLE_DECL(rt5640_mono_adc_l2_enum, RT5640_MONO_ADC_MIXER,
787 RT5640_MONO_ADC_L2_SRC_SFT, rt5640_mono_adc_l2_src);
788
789 static const struct snd_kcontrol_new rt5640_mono_adc_l2_mux =
790 SOC_DAPM_ENUM("Mono ADC2 left source", rt5640_mono_adc_l2_enum);
791
792 static const char * const rt5640_mono_adc_r1_src[] = {
793 "Mono DAC MIXR", "ADCR"
794 };
795
796 static SOC_ENUM_SINGLE_DECL(rt5640_mono_adc_r1_enum, RT5640_MONO_ADC_MIXER,
797 RT5640_MONO_ADC_R1_SRC_SFT, rt5640_mono_adc_r1_src);
798
799 static const struct snd_kcontrol_new rt5640_mono_adc_r1_mux =
800 SOC_DAPM_ENUM("Mono ADC1 right source", rt5640_mono_adc_r1_enum);
801
802 static const char * const rt5640_mono_adc_r2_src[] = {
803 "DMIC R1", "DMIC R2", "Mono DAC MIXR"
804 };
805
806 static SOC_ENUM_SINGLE_DECL(rt5640_mono_adc_r2_enum, RT5640_MONO_ADC_MIXER,
807 RT5640_MONO_ADC_R2_SRC_SFT, rt5640_mono_adc_r2_src);
808
809 static const struct snd_kcontrol_new rt5640_mono_adc_r2_mux =
810 SOC_DAPM_ENUM("Mono ADC2 right source", rt5640_mono_adc_r2_enum);
811
812 /* DAC2 channel source */
813 static const char * const rt5640_dac_l2_src[] = {
814 "IF2", "Base L/R"
815 };
816
817 static int rt5640_dac_l2_values[] = {
818 0,
819 3,
820 };
821
822 static SOC_VALUE_ENUM_SINGLE_DECL(rt5640_dac_l2_enum,
823 RT5640_DSP_PATH2, RT5640_DAC_L2_SEL_SFT,
824 0x3, rt5640_dac_l2_src, rt5640_dac_l2_values);
825
826 static const struct snd_kcontrol_new rt5640_dac_l2_mux =
827 SOC_DAPM_VALUE_ENUM("DAC2 left channel source", rt5640_dac_l2_enum);
828
829 static const char * const rt5640_dac_r2_src[] = {
830 "IF2",
831 };
832
833 static int rt5640_dac_r2_values[] = {
834 0,
835 };
836
837 static SOC_VALUE_ENUM_SINGLE_DECL(rt5640_dac_r2_enum,
838 RT5640_DSP_PATH2, RT5640_DAC_R2_SEL_SFT,
839 0x3, rt5640_dac_r2_src, rt5640_dac_r2_values);
840
841 static const struct snd_kcontrol_new rt5640_dac_r2_mux =
842 SOC_DAPM_ENUM("DAC2 right channel source", rt5640_dac_r2_enum);
843
844 /* digital interface and iis interface map */
845 static const char * const rt5640_dai_iis_map[] = {
846 "1:1|2:2", "1:2|2:1", "1:1|2:1", "1:2|2:2"
847 };
848
849 static int rt5640_dai_iis_map_values[] = {
850 0,
851 5,
852 6,
853 7,
854 };
855
856 static SOC_VALUE_ENUM_SINGLE_DECL(rt5640_dai_iis_map_enum,
857 RT5640_I2S1_SDP, RT5640_I2S_IF_SFT,
858 0x7, rt5640_dai_iis_map,
859 rt5640_dai_iis_map_values);
860
861 static const struct snd_kcontrol_new rt5640_dai_mux =
862 SOC_DAPM_VALUE_ENUM("DAI select", rt5640_dai_iis_map_enum);
863
864 /* SDI select */
865 static const char * const rt5640_sdi_sel[] = {
866 "IF1", "IF2"
867 };
868
869 static SOC_ENUM_SINGLE_DECL(rt5640_sdi_sel_enum, RT5640_I2S2_SDP,
870 RT5640_I2S2_SDI_SFT, rt5640_sdi_sel);
871
872 static const struct snd_kcontrol_new rt5640_sdi_mux =
873 SOC_DAPM_ENUM("SDI select", rt5640_sdi_sel_enum);
874
875 static void hp_amp_power_on(struct snd_soc_codec *codec)
876 {
877 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
878
879 /* depop parameters */
880 regmap_update_bits(rt5640->regmap, RT5640_PR_BASE +
881 RT5640_CHPUMP_INT_REG1, 0x0700, 0x0200);
882 regmap_update_bits(rt5640->regmap, RT5640_DEPOP_M2,
883 RT5640_DEPOP_MASK, RT5640_DEPOP_MAN);
884 regmap_update_bits(rt5640->regmap, RT5640_DEPOP_M1,
885 RT5640_HP_CP_MASK | RT5640_HP_SG_MASK | RT5640_HP_CB_MASK,
886 RT5640_HP_CP_PU | RT5640_HP_SG_DIS | RT5640_HP_CB_PU);
887 regmap_write(rt5640->regmap, RT5640_PR_BASE + RT5640_HP_DCC_INT1,
888 0x9f00);
889 /* headphone amp power on */
890 regmap_update_bits(rt5640->regmap, RT5640_PWR_ANLG1,
891 RT5640_PWR_FV1 | RT5640_PWR_FV2, 0);
892 regmap_update_bits(rt5640->regmap, RT5640_PWR_ANLG1,
893 RT5640_PWR_HA,
894 RT5640_PWR_HA);
895 usleep_range(10000, 15000);
896 regmap_update_bits(rt5640->regmap, RT5640_PWR_ANLG1,
897 RT5640_PWR_FV1 | RT5640_PWR_FV2 ,
898 RT5640_PWR_FV1 | RT5640_PWR_FV2);
899 }
900
901 static void rt5640_pmu_depop(struct snd_soc_codec *codec)
902 {
903 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
904
905 regmap_update_bits(rt5640->regmap, RT5640_DEPOP_M2,
906 RT5640_DEPOP_MASK | RT5640_DIG_DP_MASK,
907 RT5640_DEPOP_AUTO | RT5640_DIG_DP_EN);
908 regmap_update_bits(rt5640->regmap, RT5640_CHARGE_PUMP,
909 RT5640_PM_HP_MASK, RT5640_PM_HP_HV);
910
911 regmap_update_bits(rt5640->regmap, RT5640_DEPOP_M3,
912 RT5640_CP_FQ1_MASK | RT5640_CP_FQ2_MASK | RT5640_CP_FQ3_MASK,
913 (RT5640_CP_FQ_192_KHZ << RT5640_CP_FQ1_SFT) |
914 (RT5640_CP_FQ_12_KHZ << RT5640_CP_FQ2_SFT) |
915 (RT5640_CP_FQ_192_KHZ << RT5640_CP_FQ3_SFT));
916
917 regmap_write(rt5640->regmap, RT5640_PR_BASE +
918 RT5640_MAMP_INT_REG2, 0x1c00);
919 regmap_update_bits(rt5640->regmap, RT5640_DEPOP_M1,
920 RT5640_HP_CP_MASK | RT5640_HP_SG_MASK,
921 RT5640_HP_CP_PD | RT5640_HP_SG_EN);
922 regmap_update_bits(rt5640->regmap, RT5640_PR_BASE +
923 RT5640_CHPUMP_INT_REG1, 0x0700, 0x0400);
924 }
925
926 static int rt5640_hp_event(struct snd_soc_dapm_widget *w,
927 struct snd_kcontrol *kcontrol, int event)
928 {
929 struct snd_soc_codec *codec = w->codec;
930 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
931
932 switch (event) {
933 case SND_SOC_DAPM_POST_PMU:
934 rt5640_pmu_depop(codec);
935 rt5640->hp_mute = 0;
936 break;
937
938 case SND_SOC_DAPM_PRE_PMD:
939 rt5640->hp_mute = 1;
940 usleep_range(70000, 75000);
941 break;
942
943 default:
944 return 0;
945 }
946
947 return 0;
948 }
949
950 static int rt5640_hp_power_event(struct snd_soc_dapm_widget *w,
951 struct snd_kcontrol *kcontrol, int event)
952 {
953 struct snd_soc_codec *codec = w->codec;
954
955 switch (event) {
956 case SND_SOC_DAPM_POST_PMU:
957 hp_amp_power_on(codec);
958 break;
959 default:
960 return 0;
961 }
962
963 return 0;
964 }
965
966 static int rt5640_hp_post_event(struct snd_soc_dapm_widget *w,
967 struct snd_kcontrol *kcontrol, int event)
968 {
969 struct snd_soc_codec *codec = w->codec;
970 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
971
972 switch (event) {
973 case SND_SOC_DAPM_POST_PMU:
974 if (!rt5640->hp_mute)
975 usleep_range(80000, 85000);
976
977 break;
978
979 default:
980 return 0;
981 }
982
983 return 0;
984 }
985
986 static const struct snd_soc_dapm_widget rt5640_dapm_widgets[] = {
987 SND_SOC_DAPM_SUPPLY("PLL1", RT5640_PWR_ANLG2,
988 RT5640_PWR_PLL_BIT, 0, NULL, 0),
989 /* Input Side */
990 /* micbias */
991 SND_SOC_DAPM_SUPPLY("LDO2", RT5640_PWR_ANLG1,
992 RT5640_PWR_LDO2_BIT, 0, NULL, 0),
993 SND_SOC_DAPM_SUPPLY("MICBIAS1", RT5640_PWR_ANLG2,
994 RT5640_PWR_MB1_BIT, 0, NULL, 0),
995 /* Input Lines */
996 SND_SOC_DAPM_INPUT("DMIC1"),
997 SND_SOC_DAPM_INPUT("DMIC2"),
998 SND_SOC_DAPM_INPUT("IN1P"),
999 SND_SOC_DAPM_INPUT("IN1N"),
1000 SND_SOC_DAPM_INPUT("IN2P"),
1001 SND_SOC_DAPM_INPUT("IN2N"),
1002 SND_SOC_DAPM_PGA("DMIC L1", SND_SOC_NOPM, 0, 0, NULL, 0),
1003 SND_SOC_DAPM_PGA("DMIC R1", SND_SOC_NOPM, 0, 0, NULL, 0),
1004 SND_SOC_DAPM_PGA("DMIC L2", SND_SOC_NOPM, 0, 0, NULL, 0),
1005 SND_SOC_DAPM_PGA("DMIC R2", SND_SOC_NOPM, 0, 0, NULL, 0),
1006
1007 SND_SOC_DAPM_SUPPLY("DMIC CLK", SND_SOC_NOPM, 0, 0,
1008 set_dmic_clk, SND_SOC_DAPM_PRE_PMU),
1009 SND_SOC_DAPM_SUPPLY("DMIC1 Power", RT5640_DMIC, RT5640_DMIC_1_EN_SFT, 0,
1010 NULL, 0),
1011 SND_SOC_DAPM_SUPPLY("DMIC2 Power", RT5640_DMIC, RT5640_DMIC_2_EN_SFT, 0,
1012 NULL, 0),
1013 /* Boost */
1014 SND_SOC_DAPM_PGA("BST1", RT5640_PWR_ANLG2,
1015 RT5640_PWR_BST1_BIT, 0, NULL, 0),
1016 SND_SOC_DAPM_PGA("BST2", RT5640_PWR_ANLG2,
1017 RT5640_PWR_BST4_BIT, 0, NULL, 0),
1018 /* Input Volume */
1019 SND_SOC_DAPM_PGA("INL VOL", RT5640_PWR_VOL,
1020 RT5640_PWR_IN_L_BIT, 0, NULL, 0),
1021 SND_SOC_DAPM_PGA("INR VOL", RT5640_PWR_VOL,
1022 RT5640_PWR_IN_R_BIT, 0, NULL, 0),
1023 /* REC Mixer */
1024 SND_SOC_DAPM_MIXER("RECMIXL", RT5640_PWR_MIXER, RT5640_PWR_RM_L_BIT, 0,
1025 rt5640_rec_l_mix, ARRAY_SIZE(rt5640_rec_l_mix)),
1026 SND_SOC_DAPM_MIXER("RECMIXR", RT5640_PWR_MIXER, RT5640_PWR_RM_R_BIT, 0,
1027 rt5640_rec_r_mix, ARRAY_SIZE(rt5640_rec_r_mix)),
1028 /* ADCs */
1029 SND_SOC_DAPM_ADC("ADC L", NULL, RT5640_PWR_DIG1,
1030 RT5640_PWR_ADC_L_BIT, 0),
1031 SND_SOC_DAPM_ADC("ADC R", NULL, RT5640_PWR_DIG1,
1032 RT5640_PWR_ADC_R_BIT, 0),
1033 /* ADC Mux */
1034 SND_SOC_DAPM_MUX("Stereo ADC L2 Mux", SND_SOC_NOPM, 0, 0,
1035 &rt5640_sto_adc_2_mux),
1036 SND_SOC_DAPM_MUX("Stereo ADC R2 Mux", SND_SOC_NOPM, 0, 0,
1037 &rt5640_sto_adc_2_mux),
1038 SND_SOC_DAPM_MUX("Stereo ADC L1 Mux", SND_SOC_NOPM, 0, 0,
1039 &rt5640_sto_adc_1_mux),
1040 SND_SOC_DAPM_MUX("Stereo ADC R1 Mux", SND_SOC_NOPM, 0, 0,
1041 &rt5640_sto_adc_1_mux),
1042 SND_SOC_DAPM_MUX("Mono ADC L2 Mux", SND_SOC_NOPM, 0, 0,
1043 &rt5640_mono_adc_l2_mux),
1044 SND_SOC_DAPM_MUX("Mono ADC L1 Mux", SND_SOC_NOPM, 0, 0,
1045 &rt5640_mono_adc_l1_mux),
1046 SND_SOC_DAPM_MUX("Mono ADC R1 Mux", SND_SOC_NOPM, 0, 0,
1047 &rt5640_mono_adc_r1_mux),
1048 SND_SOC_DAPM_MUX("Mono ADC R2 Mux", SND_SOC_NOPM, 0, 0,
1049 &rt5640_mono_adc_r2_mux),
1050 /* ADC Mixer */
1051 SND_SOC_DAPM_SUPPLY("Stereo Filter", RT5640_PWR_DIG2,
1052 RT5640_PWR_ADC_SF_BIT, 0, NULL, 0),
1053 SND_SOC_DAPM_MIXER("Stereo ADC MIXL", SND_SOC_NOPM, 0, 0,
1054 rt5640_sto_adc_l_mix, ARRAY_SIZE(rt5640_sto_adc_l_mix)),
1055 SND_SOC_DAPM_MIXER("Stereo ADC MIXR", SND_SOC_NOPM, 0, 0,
1056 rt5640_sto_adc_r_mix, ARRAY_SIZE(rt5640_sto_adc_r_mix)),
1057 SND_SOC_DAPM_SUPPLY("Mono Left Filter", RT5640_PWR_DIG2,
1058 RT5640_PWR_ADC_MF_L_BIT, 0, NULL, 0),
1059 SND_SOC_DAPM_MIXER("Mono ADC MIXL", SND_SOC_NOPM, 0, 0,
1060 rt5640_mono_adc_l_mix, ARRAY_SIZE(rt5640_mono_adc_l_mix)),
1061 SND_SOC_DAPM_SUPPLY("Mono Right Filter", RT5640_PWR_DIG2,
1062 RT5640_PWR_ADC_MF_R_BIT, 0, NULL, 0),
1063 SND_SOC_DAPM_MIXER("Mono ADC MIXR", SND_SOC_NOPM, 0, 0,
1064 rt5640_mono_adc_r_mix, ARRAY_SIZE(rt5640_mono_adc_r_mix)),
1065
1066 /* Digital Interface */
1067 SND_SOC_DAPM_SUPPLY("I2S1", RT5640_PWR_DIG1,
1068 RT5640_PWR_I2S1_BIT, 0, NULL, 0),
1069 SND_SOC_DAPM_PGA("IF1 DAC", SND_SOC_NOPM, 0, 0, NULL, 0),
1070 SND_SOC_DAPM_PGA("IF1 DAC L", SND_SOC_NOPM, 0, 0, NULL, 0),
1071 SND_SOC_DAPM_PGA("IF1 DAC R", SND_SOC_NOPM, 0, 0, NULL, 0),
1072 SND_SOC_DAPM_PGA("IF1 ADC", SND_SOC_NOPM, 0, 0, NULL, 0),
1073 SND_SOC_DAPM_PGA("IF1 ADC L", SND_SOC_NOPM, 0, 0, NULL, 0),
1074 SND_SOC_DAPM_PGA("IF1 ADC R", SND_SOC_NOPM, 0, 0, NULL, 0),
1075 SND_SOC_DAPM_SUPPLY("I2S2", RT5640_PWR_DIG1,
1076 RT5640_PWR_I2S2_BIT, 0, NULL, 0),
1077 SND_SOC_DAPM_PGA("IF2 DAC", SND_SOC_NOPM, 0, 0, NULL, 0),
1078 SND_SOC_DAPM_PGA("IF2 DAC L", SND_SOC_NOPM, 0, 0, NULL, 0),
1079 SND_SOC_DAPM_PGA("IF2 DAC R", SND_SOC_NOPM, 0, 0, NULL, 0),
1080 SND_SOC_DAPM_PGA("IF2 ADC", SND_SOC_NOPM, 0, 0, NULL, 0),
1081 SND_SOC_DAPM_PGA("IF2 ADC L", SND_SOC_NOPM, 0, 0, NULL, 0),
1082 SND_SOC_DAPM_PGA("IF2 ADC R", SND_SOC_NOPM, 0, 0, NULL, 0),
1083 /* Digital Interface Select */
1084 SND_SOC_DAPM_MUX("DAI1 RX Mux", SND_SOC_NOPM, 0, 0, &rt5640_dai_mux),
1085 SND_SOC_DAPM_MUX("DAI1 TX Mux", SND_SOC_NOPM, 0, 0, &rt5640_dai_mux),
1086 SND_SOC_DAPM_MUX("DAI1 IF1 Mux", SND_SOC_NOPM, 0, 0, &rt5640_dai_mux),
1087 SND_SOC_DAPM_MUX("DAI1 IF2 Mux", SND_SOC_NOPM, 0, 0, &rt5640_dai_mux),
1088 SND_SOC_DAPM_MUX("SDI1 TX Mux", SND_SOC_NOPM, 0, 0, &rt5640_sdi_mux),
1089 SND_SOC_DAPM_MUX("DAI2 RX Mux", SND_SOC_NOPM, 0, 0, &rt5640_dai_mux),
1090 SND_SOC_DAPM_MUX("DAI2 TX Mux", SND_SOC_NOPM, 0, 0, &rt5640_dai_mux),
1091 SND_SOC_DAPM_MUX("DAI2 IF1 Mux", SND_SOC_NOPM, 0, 0, &rt5640_dai_mux),
1092 SND_SOC_DAPM_MUX("DAI2 IF2 Mux", SND_SOC_NOPM, 0, 0, &rt5640_dai_mux),
1093 SND_SOC_DAPM_MUX("SDI2 TX Mux", SND_SOC_NOPM, 0, 0, &rt5640_sdi_mux),
1094 /* Audio Interface */
1095 SND_SOC_DAPM_AIF_IN("AIF1RX", "AIF1 Playback", 0, SND_SOC_NOPM, 0, 0),
1096 SND_SOC_DAPM_AIF_OUT("AIF1TX", "AIF1 Capture", 0, SND_SOC_NOPM, 0, 0),
1097 SND_SOC_DAPM_AIF_IN("AIF2RX", "AIF2 Playback", 0, SND_SOC_NOPM, 0, 0),
1098 SND_SOC_DAPM_AIF_OUT("AIF2TX", "AIF2 Capture", 0, SND_SOC_NOPM, 0, 0),
1099 /* Audio DSP */
1100 SND_SOC_DAPM_PGA("Audio DSP", SND_SOC_NOPM, 0, 0, NULL, 0),
1101 /* ANC */
1102 SND_SOC_DAPM_PGA("ANC", SND_SOC_NOPM, 0, 0, NULL, 0),
1103 /* Output Side */
1104 /* DAC mixer before sound effect */
1105 SND_SOC_DAPM_MIXER("DAC MIXL", SND_SOC_NOPM, 0, 0,
1106 rt5640_dac_l_mix, ARRAY_SIZE(rt5640_dac_l_mix)),
1107 SND_SOC_DAPM_MIXER("DAC MIXR", SND_SOC_NOPM, 0, 0,
1108 rt5640_dac_r_mix, ARRAY_SIZE(rt5640_dac_r_mix)),
1109 /* DAC2 channel Mux */
1110 SND_SOC_DAPM_MUX("DAC L2 Mux", SND_SOC_NOPM, 0, 0,
1111 &rt5640_dac_l2_mux),
1112 SND_SOC_DAPM_MUX("DAC R2 Mux", SND_SOC_NOPM, 0, 0,
1113 &rt5640_dac_r2_mux),
1114 /* DAC Mixer */
1115 SND_SOC_DAPM_MIXER("Stereo DAC MIXL", SND_SOC_NOPM, 0, 0,
1116 rt5640_sto_dac_l_mix, ARRAY_SIZE(rt5640_sto_dac_l_mix)),
1117 SND_SOC_DAPM_MIXER("Stereo DAC MIXR", SND_SOC_NOPM, 0, 0,
1118 rt5640_sto_dac_r_mix, ARRAY_SIZE(rt5640_sto_dac_r_mix)),
1119 SND_SOC_DAPM_MIXER("Mono DAC MIXL", SND_SOC_NOPM, 0, 0,
1120 rt5640_mono_dac_l_mix, ARRAY_SIZE(rt5640_mono_dac_l_mix)),
1121 SND_SOC_DAPM_MIXER("Mono DAC MIXR", SND_SOC_NOPM, 0, 0,
1122 rt5640_mono_dac_r_mix, ARRAY_SIZE(rt5640_mono_dac_r_mix)),
1123 SND_SOC_DAPM_MIXER("DIG MIXL", SND_SOC_NOPM, 0, 0,
1124 rt5640_dig_l_mix, ARRAY_SIZE(rt5640_dig_l_mix)),
1125 SND_SOC_DAPM_MIXER("DIG MIXR", SND_SOC_NOPM, 0, 0,
1126 rt5640_dig_r_mix, ARRAY_SIZE(rt5640_dig_r_mix)),
1127 /* DACs */
1128 SND_SOC_DAPM_DAC("DAC L1", NULL, RT5640_PWR_DIG1,
1129 RT5640_PWR_DAC_L1_BIT, 0),
1130 SND_SOC_DAPM_DAC("DAC L2", NULL, RT5640_PWR_DIG1,
1131 RT5640_PWR_DAC_L2_BIT, 0),
1132 SND_SOC_DAPM_DAC("DAC R1", NULL, RT5640_PWR_DIG1,
1133 RT5640_PWR_DAC_R1_BIT, 0),
1134 SND_SOC_DAPM_DAC("DAC R2", NULL, RT5640_PWR_DIG1,
1135 RT5640_PWR_DAC_R2_BIT, 0),
1136 /* SPK/OUT Mixer */
1137 SND_SOC_DAPM_MIXER("SPK MIXL", RT5640_PWR_MIXER, RT5640_PWR_SM_L_BIT,
1138 0, rt5640_spk_l_mix, ARRAY_SIZE(rt5640_spk_l_mix)),
1139 SND_SOC_DAPM_MIXER("SPK MIXR", RT5640_PWR_MIXER, RT5640_PWR_SM_R_BIT,
1140 0, rt5640_spk_r_mix, ARRAY_SIZE(rt5640_spk_r_mix)),
1141 SND_SOC_DAPM_MIXER("OUT MIXL", RT5640_PWR_MIXER, RT5640_PWR_OM_L_BIT,
1142 0, rt5640_out_l_mix, ARRAY_SIZE(rt5640_out_l_mix)),
1143 SND_SOC_DAPM_MIXER("OUT MIXR", RT5640_PWR_MIXER, RT5640_PWR_OM_R_BIT,
1144 0, rt5640_out_r_mix, ARRAY_SIZE(rt5640_out_r_mix)),
1145 /* Ouput Volume */
1146 SND_SOC_DAPM_PGA("SPKVOL L", RT5640_PWR_VOL,
1147 RT5640_PWR_SV_L_BIT, 0, NULL, 0),
1148 SND_SOC_DAPM_PGA("SPKVOL R", RT5640_PWR_VOL,
1149 RT5640_PWR_SV_R_BIT, 0, NULL, 0),
1150 SND_SOC_DAPM_PGA("OUTVOL L", RT5640_PWR_VOL,
1151 RT5640_PWR_OV_L_BIT, 0, NULL, 0),
1152 SND_SOC_DAPM_PGA("OUTVOL R", RT5640_PWR_VOL,
1153 RT5640_PWR_OV_R_BIT, 0, NULL, 0),
1154 SND_SOC_DAPM_PGA("HPOVOL L", RT5640_PWR_VOL,
1155 RT5640_PWR_HV_L_BIT, 0, NULL, 0),
1156 SND_SOC_DAPM_PGA("HPOVOL R", RT5640_PWR_VOL,
1157 RT5640_PWR_HV_R_BIT, 0, NULL, 0),
1158 /* SPO/HPO/LOUT/Mono Mixer */
1159 SND_SOC_DAPM_MIXER("SPOL MIX", SND_SOC_NOPM, 0,
1160 0, rt5640_spo_l_mix, ARRAY_SIZE(rt5640_spo_l_mix)),
1161 SND_SOC_DAPM_MIXER("SPOR MIX", SND_SOC_NOPM, 0,
1162 0, rt5640_spo_r_mix, ARRAY_SIZE(rt5640_spo_r_mix)),
1163 SND_SOC_DAPM_MIXER("HPO MIX L", SND_SOC_NOPM, 0, 0,
1164 rt5640_hpo_mix, ARRAY_SIZE(rt5640_hpo_mix)),
1165 SND_SOC_DAPM_MIXER("HPO MIX R", SND_SOC_NOPM, 0, 0,
1166 rt5640_hpo_mix, ARRAY_SIZE(rt5640_hpo_mix)),
1167 SND_SOC_DAPM_MIXER("LOUT MIX", RT5640_PWR_ANLG1, RT5640_PWR_LM_BIT, 0,
1168 rt5640_lout_mix, ARRAY_SIZE(rt5640_lout_mix)),
1169 SND_SOC_DAPM_MIXER("Mono MIX", RT5640_PWR_ANLG1, RT5640_PWR_MM_BIT, 0,
1170 rt5640_mono_mix, ARRAY_SIZE(rt5640_mono_mix)),
1171 SND_SOC_DAPM_SUPPLY("Improve MONO Amp Drv", RT5640_PWR_ANLG1,
1172 RT5640_PWR_MA_BIT, 0, NULL, 0),
1173 SND_SOC_DAPM_SUPPLY_S("Improve HP Amp Drv", 1, SND_SOC_NOPM,
1174 0, 0, rt5640_hp_power_event, SND_SOC_DAPM_POST_PMU),
1175 SND_SOC_DAPM_PGA_S("HP Amp", 1, SND_SOC_NOPM, 0, 0,
1176 rt5640_hp_event,
1177 SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),
1178 SND_SOC_DAPM_SUPPLY("HP L Amp", RT5640_PWR_ANLG1,
1179 RT5640_PWR_HP_L_BIT, 0, NULL, 0),
1180 SND_SOC_DAPM_SUPPLY("HP R Amp", RT5640_PWR_ANLG1,
1181 RT5640_PWR_HP_R_BIT, 0, NULL, 0),
1182 SND_SOC_DAPM_SUPPLY("Improve SPK Amp Drv", RT5640_PWR_DIG1,
1183 RT5640_PWR_CLS_D_BIT, 0, NULL, 0),
1184
1185 /* Output Switch */
1186 SND_SOC_DAPM_SWITCH("Speaker L Playback", SND_SOC_NOPM, 0, 0,
1187 &spk_l_enable_control),
1188 SND_SOC_DAPM_SWITCH("Speaker R Playback", SND_SOC_NOPM, 0, 0,
1189 &spk_r_enable_control),
1190 SND_SOC_DAPM_SWITCH("HP L Playback", SND_SOC_NOPM, 0, 0,
1191 &hp_l_enable_control),
1192 SND_SOC_DAPM_SWITCH("HP R Playback", SND_SOC_NOPM, 0, 0,
1193 &hp_r_enable_control),
1194 SND_SOC_DAPM_POST("HP Post", rt5640_hp_post_event),
1195 /* Output Lines */
1196 SND_SOC_DAPM_OUTPUT("SPOLP"),
1197 SND_SOC_DAPM_OUTPUT("SPOLN"),
1198 SND_SOC_DAPM_OUTPUT("SPORP"),
1199 SND_SOC_DAPM_OUTPUT("SPORN"),
1200 SND_SOC_DAPM_OUTPUT("HPOL"),
1201 SND_SOC_DAPM_OUTPUT("HPOR"),
1202 SND_SOC_DAPM_OUTPUT("LOUTL"),
1203 SND_SOC_DAPM_OUTPUT("LOUTR"),
1204 SND_SOC_DAPM_OUTPUT("MONOP"),
1205 SND_SOC_DAPM_OUTPUT("MONON"),
1206 };
1207
1208 static const struct snd_soc_dapm_route rt5640_dapm_routes[] = {
1209 {"IN1P", NULL, "LDO2"},
1210 {"IN2P", NULL, "LDO2"},
1211
1212 {"DMIC L1", NULL, "DMIC1"},
1213 {"DMIC R1", NULL, "DMIC1"},
1214 {"DMIC L2", NULL, "DMIC2"},
1215 {"DMIC R2", NULL, "DMIC2"},
1216
1217 {"BST1", NULL, "IN1P"},
1218 {"BST1", NULL, "IN1N"},
1219 {"BST2", NULL, "IN2P"},
1220 {"BST2", NULL, "IN2N"},
1221
1222 {"INL VOL", NULL, "IN2P"},
1223 {"INR VOL", NULL, "IN2N"},
1224
1225 {"RECMIXL", "HPOL Switch", "HPOL"},
1226 {"RECMIXL", "INL Switch", "INL VOL"},
1227 {"RECMIXL", "BST2 Switch", "BST2"},
1228 {"RECMIXL", "BST1 Switch", "BST1"},
1229 {"RECMIXL", "OUT MIXL Switch", "OUT MIXL"},
1230
1231 {"RECMIXR", "HPOR Switch", "HPOR"},
1232 {"RECMIXR", "INR Switch", "INR VOL"},
1233 {"RECMIXR", "BST2 Switch", "BST2"},
1234 {"RECMIXR", "BST1 Switch", "BST1"},
1235 {"RECMIXR", "OUT MIXR Switch", "OUT MIXR"},
1236
1237 {"ADC L", NULL, "RECMIXL"},
1238 {"ADC R", NULL, "RECMIXR"},
1239
1240 {"DMIC L1", NULL, "DMIC CLK"},
1241 {"DMIC L1", NULL, "DMIC1 Power"},
1242 {"DMIC R1", NULL, "DMIC CLK"},
1243 {"DMIC R1", NULL, "DMIC1 Power"},
1244 {"DMIC L2", NULL, "DMIC CLK"},
1245 {"DMIC L2", NULL, "DMIC2 Power"},
1246 {"DMIC R2", NULL, "DMIC CLK"},
1247 {"DMIC R2", NULL, "DMIC2 Power"},
1248
1249 {"Stereo ADC L2 Mux", "DMIC1", "DMIC L1"},
1250 {"Stereo ADC L2 Mux", "DMIC2", "DMIC L2"},
1251 {"Stereo ADC L2 Mux", "DIG MIX", "DIG MIXL"},
1252 {"Stereo ADC L1 Mux", "ADC", "ADC L"},
1253 {"Stereo ADC L1 Mux", "DIG MIX", "DIG MIXL"},
1254
1255 {"Stereo ADC R1 Mux", "ADC", "ADC R"},
1256 {"Stereo ADC R1 Mux", "DIG MIX", "DIG MIXR"},
1257 {"Stereo ADC R2 Mux", "DMIC1", "DMIC R1"},
1258 {"Stereo ADC R2 Mux", "DMIC2", "DMIC R2"},
1259 {"Stereo ADC R2 Mux", "DIG MIX", "DIG MIXR"},
1260
1261 {"Mono ADC L2 Mux", "DMIC L1", "DMIC L1"},
1262 {"Mono ADC L2 Mux", "DMIC L2", "DMIC L2"},
1263 {"Mono ADC L2 Mux", "Mono DAC MIXL", "Mono DAC MIXL"},
1264 {"Mono ADC L1 Mux", "Mono DAC MIXL", "Mono DAC MIXL"},
1265 {"Mono ADC L1 Mux", "ADCL", "ADC L"},
1266
1267 {"Mono ADC R1 Mux", "Mono DAC MIXR", "Mono DAC MIXR"},
1268 {"Mono ADC R1 Mux", "ADCR", "ADC R"},
1269 {"Mono ADC R2 Mux", "DMIC R1", "DMIC R1"},
1270 {"Mono ADC R2 Mux", "DMIC R2", "DMIC R2"},
1271 {"Mono ADC R2 Mux", "Mono DAC MIXR", "Mono DAC MIXR"},
1272
1273 {"Stereo ADC MIXL", "ADC1 Switch", "Stereo ADC L1 Mux"},
1274 {"Stereo ADC MIXL", "ADC2 Switch", "Stereo ADC L2 Mux"},
1275 {"Stereo ADC MIXL", NULL, "Stereo Filter"},
1276 {"Stereo Filter", NULL, "PLL1", check_sysclk1_source},
1277
1278 {"Stereo ADC MIXR", "ADC1 Switch", "Stereo ADC R1 Mux"},
1279 {"Stereo ADC MIXR", "ADC2 Switch", "Stereo ADC R2 Mux"},
1280 {"Stereo ADC MIXR", NULL, "Stereo Filter"},
1281 {"Stereo Filter", NULL, "PLL1", check_sysclk1_source},
1282
1283 {"Mono ADC MIXL", "ADC1 Switch", "Mono ADC L1 Mux"},
1284 {"Mono ADC MIXL", "ADC2 Switch", "Mono ADC L2 Mux"},
1285 {"Mono ADC MIXL", NULL, "Mono Left Filter"},
1286 {"Mono Left Filter", NULL, "PLL1", check_sysclk1_source},
1287
1288 {"Mono ADC MIXR", "ADC1 Switch", "Mono ADC R1 Mux"},
1289 {"Mono ADC MIXR", "ADC2 Switch", "Mono ADC R2 Mux"},
1290 {"Mono ADC MIXR", NULL, "Mono Right Filter"},
1291 {"Mono Right Filter", NULL, "PLL1", check_sysclk1_source},
1292
1293 {"IF2 ADC L", NULL, "Mono ADC MIXL"},
1294 {"IF2 ADC R", NULL, "Mono ADC MIXR"},
1295 {"IF1 ADC L", NULL, "Stereo ADC MIXL"},
1296 {"IF1 ADC R", NULL, "Stereo ADC MIXR"},
1297
1298 {"IF1 ADC", NULL, "I2S1"},
1299 {"IF1 ADC", NULL, "IF1 ADC L"},
1300 {"IF1 ADC", NULL, "IF1 ADC R"},
1301 {"IF2 ADC", NULL, "I2S2"},
1302 {"IF2 ADC", NULL, "IF2 ADC L"},
1303 {"IF2 ADC", NULL, "IF2 ADC R"},
1304
1305 {"DAI1 TX Mux", "1:1|2:2", "IF1 ADC"},
1306 {"DAI1 TX Mux", "1:2|2:1", "IF2 ADC"},
1307 {"DAI1 IF1 Mux", "1:1|2:1", "IF1 ADC"},
1308 {"DAI1 IF2 Mux", "1:1|2:1", "IF2 ADC"},
1309 {"SDI1 TX Mux", "IF1", "DAI1 IF1 Mux"},
1310 {"SDI1 TX Mux", "IF2", "DAI1 IF2 Mux"},
1311
1312 {"DAI2 TX Mux", "1:2|2:1", "IF1 ADC"},
1313 {"DAI2 TX Mux", "1:1|2:2", "IF2 ADC"},
1314 {"DAI2 IF1 Mux", "1:2|2:2", "IF1 ADC"},
1315 {"DAI2 IF2 Mux", "1:2|2:2", "IF2 ADC"},
1316 {"SDI2 TX Mux", "IF1", "DAI2 IF1 Mux"},
1317 {"SDI2 TX Mux", "IF2", "DAI2 IF2 Mux"},
1318
1319 {"AIF1TX", NULL, "DAI1 TX Mux"},
1320 {"AIF1TX", NULL, "SDI1 TX Mux"},
1321 {"AIF2TX", NULL, "DAI2 TX Mux"},
1322 {"AIF2TX", NULL, "SDI2 TX Mux"},
1323
1324 {"DAI1 RX Mux", "1:1|2:2", "AIF1RX"},
1325 {"DAI1 RX Mux", "1:1|2:1", "AIF1RX"},
1326 {"DAI1 RX Mux", "1:2|2:1", "AIF2RX"},
1327 {"DAI1 RX Mux", "1:2|2:2", "AIF2RX"},
1328
1329 {"DAI2 RX Mux", "1:2|2:1", "AIF1RX"},
1330 {"DAI2 RX Mux", "1:1|2:1", "AIF1RX"},
1331 {"DAI2 RX Mux", "1:1|2:2", "AIF2RX"},
1332 {"DAI2 RX Mux", "1:2|2:2", "AIF2RX"},
1333
1334 {"IF1 DAC", NULL, "I2S1"},
1335 {"IF1 DAC", NULL, "DAI1 RX Mux"},
1336 {"IF2 DAC", NULL, "I2S2"},
1337 {"IF2 DAC", NULL, "DAI2 RX Mux"},
1338
1339 {"IF1 DAC L", NULL, "IF1 DAC"},
1340 {"IF1 DAC R", NULL, "IF1 DAC"},
1341 {"IF2 DAC L", NULL, "IF2 DAC"},
1342 {"IF2 DAC R", NULL, "IF2 DAC"},
1343
1344 {"DAC MIXL", "Stereo ADC Switch", "Stereo ADC MIXL"},
1345 {"DAC MIXL", "INF1 Switch", "IF1 DAC L"},
1346 {"DAC MIXR", "Stereo ADC Switch", "Stereo ADC MIXR"},
1347 {"DAC MIXR", "INF1 Switch", "IF1 DAC R"},
1348
1349 {"ANC", NULL, "Stereo ADC MIXL"},
1350 {"ANC", NULL, "Stereo ADC MIXR"},
1351
1352 {"Audio DSP", NULL, "DAC MIXL"},
1353 {"Audio DSP", NULL, "DAC MIXR"},
1354
1355 {"DAC L2 Mux", "IF2", "IF2 DAC L"},
1356 {"DAC L2 Mux", "Base L/R", "Audio DSP"},
1357
1358 {"DAC R2 Mux", "IF2", "IF2 DAC R"},
1359
1360 {"Stereo DAC MIXL", "DAC L1 Switch", "DAC MIXL"},
1361 {"Stereo DAC MIXL", "DAC L2 Switch", "DAC L2 Mux"},
1362 {"Stereo DAC MIXL", "ANC Switch", "ANC"},
1363 {"Stereo DAC MIXR", "DAC R1 Switch", "DAC MIXR"},
1364 {"Stereo DAC MIXR", "DAC R2 Switch", "DAC R2 Mux"},
1365 {"Stereo DAC MIXR", "ANC Switch", "ANC"},
1366
1367 {"Mono DAC MIXL", "DAC L1 Switch", "DAC MIXL"},
1368 {"Mono DAC MIXL", "DAC L2 Switch", "DAC L2 Mux"},
1369 {"Mono DAC MIXL", "DAC R2 Switch", "DAC R2 Mux"},
1370 {"Mono DAC MIXR", "DAC R1 Switch", "DAC MIXR"},
1371 {"Mono DAC MIXR", "DAC R2 Switch", "DAC R2 Mux"},
1372 {"Mono DAC MIXR", "DAC L2 Switch", "DAC L2 Mux"},
1373
1374 {"DIG MIXL", "DAC L1 Switch", "DAC MIXL"},
1375 {"DIG MIXL", "DAC L2 Switch", "DAC L2 Mux"},
1376 {"DIG MIXR", "DAC R1 Switch", "DAC MIXR"},
1377 {"DIG MIXR", "DAC R2 Switch", "DAC R2 Mux"},
1378
1379 {"DAC L1", NULL, "Stereo DAC MIXL"},
1380 {"DAC L1", NULL, "PLL1", check_sysclk1_source},
1381 {"DAC R1", NULL, "Stereo DAC MIXR"},
1382 {"DAC R1", NULL, "PLL1", check_sysclk1_source},
1383 {"DAC L2", NULL, "Mono DAC MIXL"},
1384 {"DAC L2", NULL, "PLL1", check_sysclk1_source},
1385 {"DAC R2", NULL, "Mono DAC MIXR"},
1386 {"DAC R2", NULL, "PLL1", check_sysclk1_source},
1387
1388 {"SPK MIXL", "REC MIXL Switch", "RECMIXL"},
1389 {"SPK MIXL", "INL Switch", "INL VOL"},
1390 {"SPK MIXL", "DAC L1 Switch", "DAC L1"},
1391 {"SPK MIXL", "DAC L2 Switch", "DAC L2"},
1392 {"SPK MIXL", "OUT MIXL Switch", "OUT MIXL"},
1393 {"SPK MIXR", "REC MIXR Switch", "RECMIXR"},
1394 {"SPK MIXR", "INR Switch", "INR VOL"},
1395 {"SPK MIXR", "DAC R1 Switch", "DAC R1"},
1396 {"SPK MIXR", "DAC R2 Switch", "DAC R2"},
1397 {"SPK MIXR", "OUT MIXR Switch", "OUT MIXR"},
1398
1399 {"OUT MIXL", "SPK MIXL Switch", "SPK MIXL"},
1400 {"OUT MIXL", "BST1 Switch", "BST1"},
1401 {"OUT MIXL", "INL Switch", "INL VOL"},
1402 {"OUT MIXL", "REC MIXL Switch", "RECMIXL"},
1403 {"OUT MIXL", "DAC R2 Switch", "DAC R2"},
1404 {"OUT MIXL", "DAC L2 Switch", "DAC L2"},
1405 {"OUT MIXL", "DAC L1 Switch", "DAC L1"},
1406
1407 {"OUT MIXR", "SPK MIXR Switch", "SPK MIXR"},
1408 {"OUT MIXR", "BST2 Switch", "BST2"},
1409 {"OUT MIXR", "BST1 Switch", "BST1"},
1410 {"OUT MIXR", "INR Switch", "INR VOL"},
1411 {"OUT MIXR", "REC MIXR Switch", "RECMIXR"},
1412 {"OUT MIXR", "DAC L2 Switch", "DAC L2"},
1413 {"OUT MIXR", "DAC R2 Switch", "DAC R2"},
1414 {"OUT MIXR", "DAC R1 Switch", "DAC R1"},
1415
1416 {"SPKVOL L", NULL, "SPK MIXL"},
1417 {"SPKVOL R", NULL, "SPK MIXR"},
1418 {"HPOVOL L", NULL, "OUT MIXL"},
1419 {"HPOVOL R", NULL, "OUT MIXR"},
1420 {"OUTVOL L", NULL, "OUT MIXL"},
1421 {"OUTVOL R", NULL, "OUT MIXR"},
1422
1423 {"SPOL MIX", "DAC R1 Switch", "DAC R1"},
1424 {"SPOL MIX", "DAC L1 Switch", "DAC L1"},
1425 {"SPOL MIX", "SPKVOL R Switch", "SPKVOL R"},
1426 {"SPOL MIX", "SPKVOL L Switch", "SPKVOL L"},
1427 {"SPOL MIX", "BST1 Switch", "BST1"},
1428 {"SPOR MIX", "DAC R1 Switch", "DAC R1"},
1429 {"SPOR MIX", "SPKVOL R Switch", "SPKVOL R"},
1430 {"SPOR MIX", "BST1 Switch", "BST1"},
1431
1432 {"HPO MIX L", "HPO MIX DAC2 Switch", "DAC L2"},
1433 {"HPO MIX L", "HPO MIX DAC1 Switch", "DAC L1"},
1434 {"HPO MIX L", "HPO MIX HPVOL Switch", "HPOVOL L"},
1435 {"HPO MIX L", NULL, "HP L Amp"},
1436 {"HPO MIX R", "HPO MIX DAC2 Switch", "DAC R2"},
1437 {"HPO MIX R", "HPO MIX DAC1 Switch", "DAC R1"},
1438 {"HPO MIX R", "HPO MIX HPVOL Switch", "HPOVOL R"},
1439 {"HPO MIX R", NULL, "HP R Amp"},
1440
1441 {"LOUT MIX", "DAC L1 Switch", "DAC L1"},
1442 {"LOUT MIX", "DAC R1 Switch", "DAC R1"},
1443 {"LOUT MIX", "OUTVOL L Switch", "OUTVOL L"},
1444 {"LOUT MIX", "OUTVOL R Switch", "OUTVOL R"},
1445
1446 {"Mono MIX", "DAC R2 Switch", "DAC R2"},
1447 {"Mono MIX", "DAC L2 Switch", "DAC L2"},
1448 {"Mono MIX", "OUTVOL R Switch", "OUTVOL R"},
1449 {"Mono MIX", "OUTVOL L Switch", "OUTVOL L"},
1450 {"Mono MIX", "BST1 Switch", "BST1"},
1451
1452 {"HP Amp", NULL, "HPO MIX L"},
1453 {"HP Amp", NULL, "HPO MIX R"},
1454
1455 {"Speaker L Playback", "Switch", "SPOL MIX"},
1456 {"Speaker R Playback", "Switch", "SPOR MIX"},
1457 {"SPOLP", NULL, "Speaker L Playback"},
1458 {"SPOLN", NULL, "Speaker L Playback"},
1459 {"SPORP", NULL, "Speaker R Playback"},
1460 {"SPORN", NULL, "Speaker R Playback"},
1461
1462 {"SPOLP", NULL, "Improve SPK Amp Drv"},
1463 {"SPOLN", NULL, "Improve SPK Amp Drv"},
1464 {"SPORP", NULL, "Improve SPK Amp Drv"},
1465 {"SPORN", NULL, "Improve SPK Amp Drv"},
1466
1467 {"HPOL", NULL, "Improve HP Amp Drv"},
1468 {"HPOR", NULL, "Improve HP Amp Drv"},
1469
1470 {"HP L Playback", "Switch", "HP Amp"},
1471 {"HP R Playback", "Switch", "HP Amp"},
1472 {"HPOL", NULL, "HP L Playback"},
1473 {"HPOR", NULL, "HP R Playback"},
1474 {"LOUTL", NULL, "LOUT MIX"},
1475 {"LOUTR", NULL, "LOUT MIX"},
1476 {"MONOP", NULL, "Mono MIX"},
1477 {"MONON", NULL, "Mono MIX"},
1478 {"MONOP", NULL, "Improve MONO Amp Drv"},
1479 };
1480
1481 static int get_sdp_info(struct snd_soc_codec *codec, int dai_id)
1482 {
1483 int ret = 0, val;
1484
1485 if (codec == NULL)
1486 return -EINVAL;
1487
1488 val = snd_soc_read(codec, RT5640_I2S1_SDP);
1489 val = (val & RT5640_I2S_IF_MASK) >> RT5640_I2S_IF_SFT;
1490 switch (dai_id) {
1491 case RT5640_AIF1:
1492 switch (val) {
1493 case RT5640_IF_123:
1494 case RT5640_IF_132:
1495 ret |= RT5640_U_IF1;
1496 break;
1497 case RT5640_IF_113:
1498 ret |= RT5640_U_IF1;
1499 case RT5640_IF_312:
1500 case RT5640_IF_213:
1501 ret |= RT5640_U_IF2;
1502 break;
1503 }
1504 break;
1505
1506 case RT5640_AIF2:
1507 switch (val) {
1508 case RT5640_IF_231:
1509 case RT5640_IF_213:
1510 ret |= RT5640_U_IF1;
1511 break;
1512 case RT5640_IF_223:
1513 ret |= RT5640_U_IF1;
1514 case RT5640_IF_123:
1515 case RT5640_IF_321:
1516 ret |= RT5640_U_IF2;
1517 break;
1518 }
1519 break;
1520
1521 default:
1522 ret = -EINVAL;
1523 break;
1524 }
1525
1526 return ret;
1527 }
1528
1529 static int get_clk_info(int sclk, int rate)
1530 {
1531 int i, pd[] = {1, 2, 3, 4, 6, 8, 12, 16};
1532
1533 if (sclk <= 0 || rate <= 0)
1534 return -EINVAL;
1535
1536 rate = rate << 8;
1537 for (i = 0; i < ARRAY_SIZE(pd); i++)
1538 if (sclk == rate * pd[i])
1539 return i;
1540
1541 return -EINVAL;
1542 }
1543
1544 static int rt5640_hw_params(struct snd_pcm_substream *substream,
1545 struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
1546 {
1547 struct snd_soc_codec *codec = dai->codec;
1548 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
1549 unsigned int val_len = 0, val_clk, mask_clk;
1550 int dai_sel, pre_div, bclk_ms, frame_size;
1551
1552 rt5640->lrck[dai->id] = params_rate(params);
1553 pre_div = get_clk_info(rt5640->sysclk, rt5640->lrck[dai->id]);
1554 if (pre_div < 0) {
1555 dev_err(codec->dev, "Unsupported clock setting %d for DAI %d\n",
1556 rt5640->lrck[dai->id], dai->id);
1557 return -EINVAL;
1558 }
1559 frame_size = snd_soc_params_to_frame_size(params);
1560 if (frame_size < 0) {
1561 dev_err(codec->dev, "Unsupported frame size: %d\n", frame_size);
1562 return frame_size;
1563 }
1564 if (frame_size > 32)
1565 bclk_ms = 1;
1566 else
1567 bclk_ms = 0;
1568 rt5640->bclk[dai->id] = rt5640->lrck[dai->id] * (32 << bclk_ms);
1569
1570 dev_dbg(dai->dev, "bclk is %dHz and lrck is %dHz\n",
1571 rt5640->bclk[dai->id], rt5640->lrck[dai->id]);
1572 dev_dbg(dai->dev, "bclk_ms is %d and pre_div is %d for iis %d\n",
1573 bclk_ms, pre_div, dai->id);
1574
1575 switch (params_width(params)) {
1576 case 16:
1577 break;
1578 case 20:
1579 val_len |= RT5640_I2S_DL_20;
1580 break;
1581 case 24:
1582 val_len |= RT5640_I2S_DL_24;
1583 break;
1584 case 8:
1585 val_len |= RT5640_I2S_DL_8;
1586 break;
1587 default:
1588 return -EINVAL;
1589 }
1590
1591 dai_sel = get_sdp_info(codec, dai->id);
1592 if (dai_sel < 0) {
1593 dev_err(codec->dev, "Failed to get sdp info: %d\n", dai_sel);
1594 return -EINVAL;
1595 }
1596 if (dai_sel & RT5640_U_IF1) {
1597 mask_clk = RT5640_I2S_BCLK_MS1_MASK | RT5640_I2S_PD1_MASK;
1598 val_clk = bclk_ms << RT5640_I2S_BCLK_MS1_SFT |
1599 pre_div << RT5640_I2S_PD1_SFT;
1600 snd_soc_update_bits(codec, RT5640_I2S1_SDP,
1601 RT5640_I2S_DL_MASK, val_len);
1602 snd_soc_update_bits(codec, RT5640_ADDA_CLK1, mask_clk, val_clk);
1603 }
1604 if (dai_sel & RT5640_U_IF2) {
1605 mask_clk = RT5640_I2S_BCLK_MS2_MASK | RT5640_I2S_PD2_MASK;
1606 val_clk = bclk_ms << RT5640_I2S_BCLK_MS2_SFT |
1607 pre_div << RT5640_I2S_PD2_SFT;
1608 snd_soc_update_bits(codec, RT5640_I2S2_SDP,
1609 RT5640_I2S_DL_MASK, val_len);
1610 snd_soc_update_bits(codec, RT5640_ADDA_CLK1, mask_clk, val_clk);
1611 }
1612
1613 return 0;
1614 }
1615
1616 static int rt5640_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)
1617 {
1618 struct snd_soc_codec *codec = dai->codec;
1619 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
1620 unsigned int reg_val = 0;
1621 int dai_sel;
1622
1623 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1624 case SND_SOC_DAIFMT_CBM_CFM:
1625 rt5640->master[dai->id] = 1;
1626 break;
1627 case SND_SOC_DAIFMT_CBS_CFS:
1628 reg_val |= RT5640_I2S_MS_S;
1629 rt5640->master[dai->id] = 0;
1630 break;
1631 default:
1632 return -EINVAL;
1633 }
1634
1635 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1636 case SND_SOC_DAIFMT_NB_NF:
1637 break;
1638 case SND_SOC_DAIFMT_IB_NF:
1639 reg_val |= RT5640_I2S_BP_INV;
1640 break;
1641 default:
1642 return -EINVAL;
1643 }
1644
1645 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1646 case SND_SOC_DAIFMT_I2S:
1647 break;
1648 case SND_SOC_DAIFMT_LEFT_J:
1649 reg_val |= RT5640_I2S_DF_LEFT;
1650 break;
1651 case SND_SOC_DAIFMT_DSP_A:
1652 reg_val |= RT5640_I2S_DF_PCM_A;
1653 break;
1654 case SND_SOC_DAIFMT_DSP_B:
1655 reg_val |= RT5640_I2S_DF_PCM_B;
1656 break;
1657 default:
1658 return -EINVAL;
1659 }
1660
1661 dai_sel = get_sdp_info(codec, dai->id);
1662 if (dai_sel < 0) {
1663 dev_err(codec->dev, "Failed to get sdp info: %d\n", dai_sel);
1664 return -EINVAL;
1665 }
1666 if (dai_sel & RT5640_U_IF1) {
1667 snd_soc_update_bits(codec, RT5640_I2S1_SDP,
1668 RT5640_I2S_MS_MASK | RT5640_I2S_BP_MASK |
1669 RT5640_I2S_DF_MASK, reg_val);
1670 }
1671 if (dai_sel & RT5640_U_IF2) {
1672 snd_soc_update_bits(codec, RT5640_I2S2_SDP,
1673 RT5640_I2S_MS_MASK | RT5640_I2S_BP_MASK |
1674 RT5640_I2S_DF_MASK, reg_val);
1675 }
1676
1677 return 0;
1678 }
1679
1680 static int rt5640_set_dai_sysclk(struct snd_soc_dai *dai,
1681 int clk_id, unsigned int freq, int dir)
1682 {
1683 struct snd_soc_codec *codec = dai->codec;
1684 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
1685 unsigned int reg_val = 0;
1686
1687 if (freq == rt5640->sysclk && clk_id == rt5640->sysclk_src)
1688 return 0;
1689
1690 switch (clk_id) {
1691 case RT5640_SCLK_S_MCLK:
1692 reg_val |= RT5640_SCLK_SRC_MCLK;
1693 break;
1694 case RT5640_SCLK_S_PLL1:
1695 reg_val |= RT5640_SCLK_SRC_PLL1;
1696 break;
1697 case RT5640_SCLK_S_PLL1_TK:
1698 reg_val |= RT5640_SCLK_SRC_PLL1T;
1699 break;
1700 case RT5640_SCLK_S_RCCLK:
1701 reg_val |= RT5640_SCLK_SRC_RCCLK;
1702 break;
1703 default:
1704 dev_err(codec->dev, "Invalid clock id (%d)\n", clk_id);
1705 return -EINVAL;
1706 }
1707 snd_soc_update_bits(codec, RT5640_GLB_CLK,
1708 RT5640_SCLK_SRC_MASK, reg_val);
1709 rt5640->sysclk = freq;
1710 rt5640->sysclk_src = clk_id;
1711
1712 dev_dbg(dai->dev, "Sysclk is %dHz and clock id is %d\n", freq, clk_id);
1713 return 0;
1714 }
1715
1716 /**
1717 * rt5640_pll_calc - Calculate PLL M/N/K code.
1718 * @freq_in: external clock provided to codec.
1719 * @freq_out: target clock which codec works on.
1720 * @pll_code: Pointer to structure with M, N, K and bypass flag.
1721 *
1722 * Calculate M/N/K code to configure PLL for codec. And K is assigned to 2
1723 * which make calculation more efficiently.
1724 *
1725 * Returns 0 for success or negative error code.
1726 */
1727 static int rt5640_pll_calc(const unsigned int freq_in,
1728 const unsigned int freq_out, struct rt5640_pll_code *pll_code)
1729 {
1730 int max_n = RT5640_PLL_N_MAX, max_m = RT5640_PLL_M_MAX;
1731 int n = 0, m = 0, red, n_t, m_t, in_t, out_t;
1732 int red_t = abs(freq_out - freq_in);
1733 bool bypass = false;
1734
1735 if (RT5640_PLL_INP_MAX < freq_in || RT5640_PLL_INP_MIN > freq_in)
1736 return -EINVAL;
1737
1738 for (n_t = 0; n_t <= max_n; n_t++) {
1739 in_t = (freq_in >> 1) + (freq_in >> 2) * n_t;
1740 if (in_t < 0)
1741 continue;
1742 if (in_t == freq_out) {
1743 bypass = true;
1744 n = n_t;
1745 goto code_find;
1746 }
1747 for (m_t = 0; m_t <= max_m; m_t++) {
1748 out_t = in_t / (m_t + 2);
1749 red = abs(out_t - freq_out);
1750 if (red < red_t) {
1751 n = n_t;
1752 m = m_t;
1753 if (red == 0)
1754 goto code_find;
1755 red_t = red;
1756 }
1757 }
1758 }
1759 pr_debug("Only get approximation about PLL\n");
1760
1761 code_find:
1762 pll_code->m_bp = bypass;
1763 pll_code->m_code = m;
1764 pll_code->n_code = n;
1765 pll_code->k_code = 2;
1766 return 0;
1767 }
1768
1769 static int rt5640_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,
1770 unsigned int freq_in, unsigned int freq_out)
1771 {
1772 struct snd_soc_codec *codec = dai->codec;
1773 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
1774 struct rt5640_pll_code *pll_code = &rt5640->pll_code;
1775 int ret, dai_sel;
1776
1777 if (source == rt5640->pll_src && freq_in == rt5640->pll_in &&
1778 freq_out == rt5640->pll_out)
1779 return 0;
1780
1781 if (!freq_in || !freq_out) {
1782 dev_dbg(codec->dev, "PLL disabled\n");
1783
1784 rt5640->pll_in = 0;
1785 rt5640->pll_out = 0;
1786 snd_soc_update_bits(codec, RT5640_GLB_CLK,
1787 RT5640_SCLK_SRC_MASK, RT5640_SCLK_SRC_MCLK);
1788 return 0;
1789 }
1790
1791 switch (source) {
1792 case RT5640_PLL1_S_MCLK:
1793 snd_soc_update_bits(codec, RT5640_GLB_CLK,
1794 RT5640_PLL1_SRC_MASK, RT5640_PLL1_SRC_MCLK);
1795 break;
1796 case RT5640_PLL1_S_BCLK1:
1797 case RT5640_PLL1_S_BCLK2:
1798 dai_sel = get_sdp_info(codec, dai->id);
1799 if (dai_sel < 0) {
1800 dev_err(codec->dev,
1801 "Failed to get sdp info: %d\n", dai_sel);
1802 return -EINVAL;
1803 }
1804 if (dai_sel & RT5640_U_IF1) {
1805 snd_soc_update_bits(codec, RT5640_GLB_CLK,
1806 RT5640_PLL1_SRC_MASK, RT5640_PLL1_SRC_BCLK1);
1807 }
1808 if (dai_sel & RT5640_U_IF2) {
1809 snd_soc_update_bits(codec, RT5640_GLB_CLK,
1810 RT5640_PLL1_SRC_MASK, RT5640_PLL1_SRC_BCLK2);
1811 }
1812 break;
1813 default:
1814 dev_err(codec->dev, "Unknown PLL source %d\n", source);
1815 return -EINVAL;
1816 }
1817
1818 ret = rt5640_pll_calc(freq_in, freq_out, pll_code);
1819 if (ret < 0) {
1820 dev_err(codec->dev, "Unsupport input clock %d\n", freq_in);
1821 return ret;
1822 }
1823
1824 dev_dbg(codec->dev, "bypass=%d m=%d n=%d k=2\n", pll_code->m_bp,
1825 (pll_code->m_bp ? 0 : pll_code->m_code), pll_code->n_code);
1826
1827 snd_soc_write(codec, RT5640_PLL_CTRL1,
1828 pll_code->n_code << RT5640_PLL_N_SFT | pll_code->k_code);
1829 snd_soc_write(codec, RT5640_PLL_CTRL2,
1830 (pll_code->m_bp ? 0 : pll_code->m_code) << RT5640_PLL_M_SFT |
1831 pll_code->m_bp << RT5640_PLL_M_BP_SFT);
1832
1833 rt5640->pll_in = freq_in;
1834 rt5640->pll_out = freq_out;
1835 rt5640->pll_src = source;
1836
1837 return 0;
1838 }
1839
1840 static int rt5640_set_bias_level(struct snd_soc_codec *codec,
1841 enum snd_soc_bias_level level)
1842 {
1843 switch (level) {
1844 case SND_SOC_BIAS_STANDBY:
1845 if (SND_SOC_BIAS_OFF == codec->dapm.bias_level) {
1846 snd_soc_update_bits(codec, RT5640_PWR_ANLG1,
1847 RT5640_PWR_VREF1 | RT5640_PWR_MB |
1848 RT5640_PWR_BG | RT5640_PWR_VREF2,
1849 RT5640_PWR_VREF1 | RT5640_PWR_MB |
1850 RT5640_PWR_BG | RT5640_PWR_VREF2);
1851 usleep_range(10000, 15000);
1852 snd_soc_update_bits(codec, RT5640_PWR_ANLG1,
1853 RT5640_PWR_FV1 | RT5640_PWR_FV2,
1854 RT5640_PWR_FV1 | RT5640_PWR_FV2);
1855 snd_soc_update_bits(codec, RT5640_DUMMY1,
1856 0x0301, 0x0301);
1857 snd_soc_update_bits(codec, RT5640_MICBIAS,
1858 0x0030, 0x0030);
1859 }
1860 break;
1861
1862 case SND_SOC_BIAS_OFF:
1863 snd_soc_write(codec, RT5640_DEPOP_M1, 0x0004);
1864 snd_soc_write(codec, RT5640_DEPOP_M2, 0x1100);
1865 snd_soc_update_bits(codec, RT5640_DUMMY1, 0x1, 0);
1866 snd_soc_write(codec, RT5640_PWR_DIG1, 0x0000);
1867 snd_soc_write(codec, RT5640_PWR_DIG2, 0x0000);
1868 snd_soc_write(codec, RT5640_PWR_VOL, 0x0000);
1869 snd_soc_write(codec, RT5640_PWR_MIXER, 0x0000);
1870 snd_soc_write(codec, RT5640_PWR_ANLG1, 0x0000);
1871 snd_soc_write(codec, RT5640_PWR_ANLG2, 0x0000);
1872 break;
1873
1874 default:
1875 break;
1876 }
1877 codec->dapm.bias_level = level;
1878
1879 return 0;
1880 }
1881
1882 static int rt5640_probe(struct snd_soc_codec *codec)
1883 {
1884 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
1885
1886 rt5640->codec = codec;
1887
1888 codec->dapm.idle_bias_off = 1;
1889 rt5640_set_bias_level(codec, SND_SOC_BIAS_OFF);
1890
1891 snd_soc_update_bits(codec, RT5640_DUMMY1, 0x0301, 0x0301);
1892 snd_soc_update_bits(codec, RT5640_MICBIAS, 0x0030, 0x0030);
1893 snd_soc_update_bits(codec, RT5640_DSP_PATH2, 0xfc00, 0x0c00);
1894
1895 return 0;
1896 }
1897
1898 static int rt5640_remove(struct snd_soc_codec *codec)
1899 {
1900 rt5640_reset(codec);
1901
1902 return 0;
1903 }
1904
1905 #ifdef CONFIG_PM
1906 static int rt5640_suspend(struct snd_soc_codec *codec)
1907 {
1908 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
1909
1910 rt5640_set_bias_level(codec, SND_SOC_BIAS_OFF);
1911 rt5640_reset(codec);
1912 regcache_cache_only(rt5640->regmap, true);
1913 regcache_mark_dirty(rt5640->regmap);
1914 if (gpio_is_valid(rt5640->pdata.ldo1_en))
1915 gpio_set_value_cansleep(rt5640->pdata.ldo1_en, 0);
1916
1917 return 0;
1918 }
1919
1920 static int rt5640_resume(struct snd_soc_codec *codec)
1921 {
1922 struct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);
1923
1924 if (gpio_is_valid(rt5640->pdata.ldo1_en)) {
1925 gpio_set_value_cansleep(rt5640->pdata.ldo1_en, 1);
1926 msleep(400);
1927 }
1928
1929 regcache_cache_only(rt5640->regmap, false);
1930 regcache_sync(rt5640->regmap);
1931
1932 return 0;
1933 }
1934 #else
1935 #define rt5640_suspend NULL
1936 #define rt5640_resume NULL
1937 #endif
1938
1939 #define RT5640_STEREO_RATES SNDRV_PCM_RATE_8000_96000
1940 #define RT5640_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
1941 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)
1942
1943 static const struct snd_soc_dai_ops rt5640_aif_dai_ops = {
1944 .hw_params = rt5640_hw_params,
1945 .set_fmt = rt5640_set_dai_fmt,
1946 .set_sysclk = rt5640_set_dai_sysclk,
1947 .set_pll = rt5640_set_dai_pll,
1948 };
1949
1950 static struct snd_soc_dai_driver rt5640_dai[] = {
1951 {
1952 .name = "rt5640-aif1",
1953 .id = RT5640_AIF1,
1954 .playback = {
1955 .stream_name = "AIF1 Playback",
1956 .channels_min = 1,
1957 .channels_max = 2,
1958 .rates = RT5640_STEREO_RATES,
1959 .formats = RT5640_FORMATS,
1960 },
1961 .capture = {
1962 .stream_name = "AIF1 Capture",
1963 .channels_min = 1,
1964 .channels_max = 2,
1965 .rates = RT5640_STEREO_RATES,
1966 .formats = RT5640_FORMATS,
1967 },
1968 .ops = &rt5640_aif_dai_ops,
1969 },
1970 {
1971 .name = "rt5640-aif2",
1972 .id = RT5640_AIF2,
1973 .playback = {
1974 .stream_name = "AIF2 Playback",
1975 .channels_min = 1,
1976 .channels_max = 2,
1977 .rates = RT5640_STEREO_RATES,
1978 .formats = RT5640_FORMATS,
1979 },
1980 .capture = {
1981 .stream_name = "AIF2 Capture",
1982 .channels_min = 1,
1983 .channels_max = 2,
1984 .rates = RT5640_STEREO_RATES,
1985 .formats = RT5640_FORMATS,
1986 },
1987 .ops = &rt5640_aif_dai_ops,
1988 },
1989 };
1990
1991 static struct snd_soc_codec_driver soc_codec_dev_rt5640 = {
1992 .probe = rt5640_probe,
1993 .remove = rt5640_remove,
1994 .suspend = rt5640_suspend,
1995 .resume = rt5640_resume,
1996 .set_bias_level = rt5640_set_bias_level,
1997 .controls = rt5640_snd_controls,
1998 .num_controls = ARRAY_SIZE(rt5640_snd_controls),
1999 .dapm_widgets = rt5640_dapm_widgets,
2000 .num_dapm_widgets = ARRAY_SIZE(rt5640_dapm_widgets),
2001 .dapm_routes = rt5640_dapm_routes,
2002 .num_dapm_routes = ARRAY_SIZE(rt5640_dapm_routes),
2003 };
2004
2005 static const struct regmap_config rt5640_regmap = {
2006 .reg_bits = 8,
2007 .val_bits = 16,
2008
2009 .max_register = RT5640_VENDOR_ID2 + 1 + (ARRAY_SIZE(rt5640_ranges) *
2010 RT5640_PR_SPACING),
2011 .volatile_reg = rt5640_volatile_register,
2012 .readable_reg = rt5640_readable_register,
2013
2014 .cache_type = REGCACHE_RBTREE,
2015 .reg_defaults = rt5640_reg,
2016 .num_reg_defaults = ARRAY_SIZE(rt5640_reg),
2017 .ranges = rt5640_ranges,
2018 .num_ranges = ARRAY_SIZE(rt5640_ranges),
2019 };
2020
2021 static const struct i2c_device_id rt5640_i2c_id[] = {
2022 { "rt5640", 0 },
2023 { }
2024 };
2025 MODULE_DEVICE_TABLE(i2c, rt5640_i2c_id);
2026
2027 #if defined(CONFIG_OF)
2028 static const struct of_device_id rt5640_of_match[] = {
2029 { .compatible = "realtek,rt5640", },
2030 {},
2031 };
2032 MODULE_DEVICE_TABLE(of, rt5640_of_match);
2033 #endif
2034
2035 #ifdef CONFIG_ACPI
2036 static struct acpi_device_id rt5640_acpi_match[] = {
2037 { "INT33CA", 0 },
2038 { "10EC5640", 0 },
2039 { },
2040 };
2041 MODULE_DEVICE_TABLE(acpi, rt5640_acpi_match);
2042 #endif
2043
2044 static int rt5640_parse_dt(struct rt5640_priv *rt5640, struct device_node *np)
2045 {
2046 rt5640->pdata.in1_diff = of_property_read_bool(np,
2047 "realtek,in1-differential");
2048 rt5640->pdata.in2_diff = of_property_read_bool(np,
2049 "realtek,in2-differential");
2050
2051 rt5640->pdata.ldo1_en = of_get_named_gpio(np,
2052 "realtek,ldo1-en-gpios", 0);
2053 /*
2054 * LDO1_EN is optional (it may be statically tied on the board).
2055 * -ENOENT means that the property doesn't exist, i.e. there is no
2056 * GPIO, so is not an error. Any other error code means the property
2057 * exists, but could not be parsed.
2058 */
2059 if (!gpio_is_valid(rt5640->pdata.ldo1_en) &&
2060 (rt5640->pdata.ldo1_en != -ENOENT))
2061 return rt5640->pdata.ldo1_en;
2062
2063 return 0;
2064 }
2065
2066 static int rt5640_i2c_probe(struct i2c_client *i2c,
2067 const struct i2c_device_id *id)
2068 {
2069 struct rt5640_platform_data *pdata = dev_get_platdata(&i2c->dev);
2070 struct rt5640_priv *rt5640;
2071 int ret;
2072 unsigned int val;
2073
2074 rt5640 = devm_kzalloc(&i2c->dev,
2075 sizeof(struct rt5640_priv),
2076 GFP_KERNEL);
2077 if (NULL == rt5640)
2078 return -ENOMEM;
2079 i2c_set_clientdata(i2c, rt5640);
2080
2081 if (pdata) {
2082 rt5640->pdata = *pdata;
2083 /*
2084 * Translate zero'd out (default) pdata value to an invalid
2085 * GPIO ID. This makes the pdata and DT paths consistent in
2086 * terms of the value left in this field when no GPIO is
2087 * specified, but means we can't actually use GPIO 0.
2088 */
2089 if (!rt5640->pdata.ldo1_en)
2090 rt5640->pdata.ldo1_en = -EINVAL;
2091 } else if (i2c->dev.of_node) {
2092 ret = rt5640_parse_dt(rt5640, i2c->dev.of_node);
2093 if (ret)
2094 return ret;
2095 } else
2096 rt5640->pdata.ldo1_en = -EINVAL;
2097
2098 rt5640->regmap = devm_regmap_init_i2c(i2c, &rt5640_regmap);
2099 if (IS_ERR(rt5640->regmap)) {
2100 ret = PTR_ERR(rt5640->regmap);
2101 dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
2102 ret);
2103 return ret;
2104 }
2105
2106 if (gpio_is_valid(rt5640->pdata.ldo1_en)) {
2107 ret = devm_gpio_request_one(&i2c->dev, rt5640->pdata.ldo1_en,
2108 GPIOF_OUT_INIT_HIGH,
2109 "RT5640 LDO1_EN");
2110 if (ret < 0) {
2111 dev_err(&i2c->dev, "Failed to request LDO1_EN %d: %d\n",
2112 rt5640->pdata.ldo1_en, ret);
2113 return ret;
2114 }
2115 msleep(400);
2116 }
2117
2118 regmap_read(rt5640->regmap, RT5640_VENDOR_ID2, &val);
2119 if ((val != RT5640_DEVICE_ID)) {
2120 dev_err(&i2c->dev,
2121 "Device with ID register %x is not rt5640/39\n", val);
2122 return -ENODEV;
2123 }
2124
2125 regmap_write(rt5640->regmap, RT5640_RESET, 0);
2126
2127 ret = regmap_register_patch(rt5640->regmap, init_list,
2128 ARRAY_SIZE(init_list));
2129 if (ret != 0)
2130 dev_warn(&i2c->dev, "Failed to apply regmap patch: %d\n", ret);
2131
2132 if (rt5640->pdata.in1_diff)
2133 regmap_update_bits(rt5640->regmap, RT5640_IN1_IN2,
2134 RT5640_IN_DF1, RT5640_IN_DF1);
2135
2136 if (rt5640->pdata.in2_diff)
2137 regmap_update_bits(rt5640->regmap, RT5640_IN3_IN4,
2138 RT5640_IN_DF2, RT5640_IN_DF2);
2139
2140 if (rt5640->pdata.dmic_en) {
2141 regmap_update_bits(rt5640->regmap, RT5640_GPIO_CTRL1,
2142 RT5640_GP2_PIN_MASK, RT5640_GP2_PIN_DMIC1_SCL);
2143
2144 if (rt5640->pdata.dmic1_data_pin) {
2145 regmap_update_bits(rt5640->regmap, RT5640_DMIC,
2146 RT5640_DMIC_1_DP_MASK, RT5640_DMIC_1_DP_GPIO3);
2147 regmap_update_bits(rt5640->regmap, RT5640_GPIO_CTRL1,
2148 RT5640_GP3_PIN_MASK, RT5640_GP3_PIN_DMIC1_SDA);
2149 }
2150
2151 if (rt5640->pdata.dmic2_data_pin) {
2152 regmap_update_bits(rt5640->regmap, RT5640_DMIC,
2153 RT5640_DMIC_2_DP_MASK, RT5640_DMIC_2_DP_GPIO4);
2154 regmap_update_bits(rt5640->regmap, RT5640_GPIO_CTRL1,
2155 RT5640_GP4_PIN_MASK, RT5640_GP4_PIN_DMIC2_SDA);
2156 }
2157 }
2158
2159 rt5640->hp_mute = 1;
2160
2161 ret = snd_soc_register_codec(&i2c->dev, &soc_codec_dev_rt5640,
2162 rt5640_dai, ARRAY_SIZE(rt5640_dai));
2163 if (ret < 0)
2164 goto err;
2165
2166 return 0;
2167 err:
2168 return ret;
2169 }
2170
2171 static int rt5640_i2c_remove(struct i2c_client *i2c)
2172 {
2173 snd_soc_unregister_codec(&i2c->dev);
2174
2175 return 0;
2176 }
2177
2178 static struct i2c_driver rt5640_i2c_driver = {
2179 .driver = {
2180 .name = "rt5640",
2181 .owner = THIS_MODULE,
2182 .acpi_match_table = ACPI_PTR(rt5640_acpi_match),
2183 .of_match_table = of_match_ptr(rt5640_of_match),
2184 },
2185 .probe = rt5640_i2c_probe,
2186 .remove = rt5640_i2c_remove,
2187 .id_table = rt5640_i2c_id,
2188 };
2189 module_i2c_driver(rt5640_i2c_driver);
2190
2191 MODULE_DESCRIPTION("ASoC RT5640 driver");
2192 MODULE_AUTHOR("Johnny Hsu <johnnyhsu@realtek.com>");
2193 MODULE_LICENSE("GPL v2");
Linux kernel - Deliverables
This page took 0.078254 seconds and 5 git commands to generate.