and	x0,x0,x0
	and	x0,x0,#1
	adr     x2,tempy
        adr     x7,tempy2
	adr	x17,tempy3